


GD25Q40B/20B

DATASHEET



Contents

| 1. | FE | ATURES | ∠ |
|----|----------|--|----|
| 2. | GE | NERAL DESCRIPTION | 5 |
| 3. | ME | MORY ORGANIZATION | - |
| | | | |
| 4. | | VICE OPERATION | |
| 5. | DA | TA PROTECTION | 10 |
| 6. | STA | ATUS REGISTER | 14 |
| 7. | СО | MMANDS DESCRIPTION | 16 |
| | | | |
| | '.1. | WRITE ENABLE (WREN) (06H) | |
| | '.2. | WRITE DISABLE (WRDI) (04H) | |
| | '.3. | Read Status Register (RDSR) (05H or 35H) | |
| | '.4. | WRITE STATUS REGISTER (WRSR) (01H) | |
| | '.5. | READ DATA BYTES (READ) (03H) | |
| | '.6. | READ DATA BYTES AT HIGHER SPEED (FAST READ) (OBH) | |
| | '.7. | DUAL OUTPUT FAST READ (3BH) | |
| | '.8. | QUAD OUTPUT FAST READ (6BH) | |
| | '.9. | DUAL I/O FAST READ (BBH) | |
| | '.10. | QUAD I/O FAST READ (EBH) | |
| 7 | '.11. | QUAD I/O WORD FAST READ (E7H) | |
| 7 | '.12. | PAGE PROGRAM (PP) (02H) | 25 |
| 7 | '.13. | Sector Erase (SE) (20H) | 26 |
| 7 | '.14. | 32KB BLOCK ERASE (BE) (52H) | 27 |
| 7 | '.15. | 64KB BLOCK ERASE (BE) (D8H) | 27 |
| 7 | '.16. | CHIP ERASE (CE) (60/C7HEX) | 28 |
| 7 | .17. | DEEP POWER-DOWN (DP) (B9H) | 28 |
| 7 | '.18. | RELEASE FROM DEEP POWER-DOWN OR HIGH PERFORMANCE MODE AND READ DEVICE ID (RDI) (ABH) | |
| 7 | '.19. | READ MANUFACTURE ID/ DEVICE ID (REMS) (90H) | 30 |
| 7 | .20. | READ IDENTIFICATION (RDID) (9FH) | 30 |
| 7 | .21. | HIGH PERFORMANCE MODE (HPM) (A3H) | 31 |
| 7 | .22. | CONTINUOUS READ MODE RESET (CRMR) (FFH) | 31 |
| 7 | .23. | Program/Erase Suspend (PES) (75H) | 32 |
| 7 | .24. | PROGRAM/ERASE RESUME (PER) (7AH) | 33 |
| 8. | ELI | ECTRICAL CHARACTERISTICS | 34 |
| 8 | 3.1. | POWER-ON TIMING | 34 |
| 8 | 3.2. | INITIAL DELIVERY STATE | 34 |
| 8 | 3.3. | DATA RETENTION AND ENDURANCE | 34 |
| 8 | 3.4. | LATCH UP CHARACTERISTICS | 34 |
| 8 | 3.5. | ABSOLUTE MAXIMUM RATINGS | 35 |
| 8 | 3.6. | CAPACITANCE MEASUREMENT CONDITIONS | 31 |



GD25Q40B/20B

| 8.7. | DC CHARACTERISTICS | 36 |
|-------|-----------------------|----|
| 8.8. | AC CHARACTERISTICS | 37 |
| 9. OR | DERING INFORMATION | 39 |
| 10. F | PACKAGE INFORMATION | 40 |
| 10.1. | PACKAGE SOP8 150MIL | 40 |
| | | |
| 10.3. | РАСКАGE USON8 (3*2мм) | 42 |
| 10.4. | PACKAGE TSSOP8 173MIL | 43 |
| 11. F | REVISION HISTORY | 44 |



1. FEATURES


- ◆ 4M/2M-bit Serial Flash
 - -512/256K-byte
 - -256 bytes per programmable page
- ◆ Standard, Dual, Quad SPI
 - -Standard SPI: SCLK, CS#, SI, SO, WP#, HOLD#
 - -Dual SPI:SCLK, CS#, IO0, IO1, WP#, HOLD#
 - -Quad SPI:SCLK, CS#, IO0, IO1, IO2, IO3
- ◆ High Speed Clock Frequency
 - -120MHz for fast read with 30PF load
 - -Dual I/O Data transfer up to 240Mbits/s
 - -Quad I/O Data transfer up to 480Mbits/s
- ◆ Software/Hardware Write Protection
 - -Write protect all/portion of memory via software
 - -Enable/Disable protection with WP# Pin
 - -Top or Bottom, Sector or Block selection
- ◆ Minimum 100,000 Program/Erase Cycles
- ◆ Typical 10 years Data Retention

- ◆ Program/Erase Speed
- -Page Program time:0.7ms typical
- -Sector Erase time:100ms typical
- -Block Erase time:0.3/0.5s typical
- -Chip Erase time:3/2s typical
- ◆ Flexible Architecture
 - -Sector of 4K-byte
 - -Block of 32/64K-byte
- ◆ Low Power Consumption
 - -20mA maximum active current
 - -5uA maximum power down current
- ◆ Single Power Supply Voltage
 - -Full voltage range:2.7~3.6V
- ◆ Package Information
 - -SOP8 (150mil)
 - -SOP8 (208mil)
 - -TSSOP (173mil)
- -USON8 (3*2mm)

2. GENERAL DESCRIPTION

The GD25Q40B/20B Serial flash supports the standard Serial Peripheral Interface (SPI), and a high performance Dual/Quad output as well as Dual/Quad SPI: Serial Clock, Chip Select, Serial Data I/O0 (SI), I/O1 (SO), I/O2 (WP#), and I/O3 (HOLD#). SPI clock frequencies of up to 120MHz are supported allowing equivalent clock rates of 240MHz for Dual Output & Dual I/O read command, and 480MHz for Quad output & Quad I/O read command.


CONNECTION DIAGRAM



PIN DESCRIPTION

| Pin Name | I/O | Description | | | | | | |
|---------------|-----|---|--|--|--|--|--|--|
| CS# | I | Chip Select Input | | | | | | |
| SO (IO1) I/O | | Data Output (Data Input Output 1) | | | | | | |
| WP# (IO2) I/O | | Write Protect Input (Data Input Output 2) | | | | | | |
| vss | | Ground | | | | | | |
| SI (IO0) | I/O | Data Input (Data Input Output 0) | | | | | | |
| SCLK | I | Serial Clock Input | | | | | | |
| HOLD# (IO3) | I/O | Hold Input (Data Input Output 3) | | | | | | |
| vcc | | Power Supply | | | | | | |

BLOCK DIAGRAM





3. MEMORY ORGANIZATION

GD25Q40B

| Each device has | Each block has | Each sector has | Each page has | |
|-----------------|----------------|-----------------|---------------|---------|
| 512K | 64/32K | 4K | 256 | bytes |
| 2K | 256/128 | 16 | - | pages |
| 128 | 16/8 | - | - | sectors |
| 8/16 | - | - | - | blocks |

GD25Q20B

| Each device has | Each block has | Each sector has | Each page has | |
|-----------------|----------------|-----------------|---------------|---------|
| 256K | 64/32K | 4K | 256 | bytes |
| 1K | 256/128 | 16 | - | pages |
| 64 | 16/8 | - | - | sectors |
| 4/8 | - | - | - | blocks |

UNIFORM BLOCK SECTOR ARCHITECTURE

GD25Q40B 64K Bytes Block Sector Architecture

| Block | Sector | Addres | s range |
|-------|--------|---------|---------|
| | 127 | 07F000H | 07FFFH |
| 7 | | | |
| | 112 | 070000H | 070FFFH |
| | 111 | 06F000H | 06FFFFH |
| 6 | | | |
| | 96 | 060000H | 060FFFH |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | 47 | 02F000H | 02FFFFH |
| 2 | | | |
| | 32 | 020000H | 020FFFH |
| | 31 | 01F000H | 01FFFFH |
| 1 | | | |
| | 16 | 010000H | 010FFFH |
| | 15 | 00F000H | 00FFFFH |
| 0 | | | |
| | 0 | 000000H | 000FFFH |



GD25Q20B 64K Bytes Block Sector Architecture

| Block | Sector | Address range | | |
|-------|--------|---------------|---------|--|
| | 64 | 03F000H | 03FFFFH | |
| 3 | | | | |
| | | | | |
| | 47 | 02F000H | 02FFFFH | |
| 2 | | | | |
| | 32 | 020000H | 020FFFH | |
| | 31 | 01F000H | 01FFFFH | |
| 1 | | | | |
| | 16 | 010000H | 010FFFH | |
| | 15 | 00F000H | 00FFFFH | |
| 0 | | | | |
| | 0 | 000000H | 000FFFH | |

4. DEVICE OPERATION

SPI Mode

Standard SPI

The GD25Q40B/20B feature a serial peripheral interface on 4 signals bus: Serial Clock (SCLK), Chip Select (CS#), Serial Data Input (SI) and Serial Data Output (SO). Both SPI bus mode 0 and 3 are supported. Input data is latched on the rising edge of SCLK and data shifts out on the falling edge of SCLK.

Dual SPI

The GD25Q40B/20B supports Dual SPI operation when using the "Dual Output Fast Read" and "Dual I/O Fast Read" (3BH and BBH) commands. These commands allow data to be transferred to or from the device at two times the rate of the standard SPI. When using the Dual SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1.

Quad SPI

The GD25Q40B/20B supports Quad SPI operation when using the "Quad Output Fast Read"," Quad I/O Fast Read", "Quad I/O Fast Read", "Quad I/O Word Fast Read" (6BH, EBH, E7H) commands. These commands allow data to be transferred to or from the device at four times the rate of the standard SPI. When using the Quad SPI command the SI and SO pins become bidirectional I/O pins: IOO and IO1, and WP# and HOLD# pins become IO2 and IO3. Quad SPI commands require the non-volatile Quad Enable bit (QE) in Status Register to be set.

Hold

The HOLD# signal goes low to stop any serial communications with the device, but doesn't stop the operation of write status register, programming, or erasing in progress.

The operation of HOLD, need CS# keep low, and starts on falling edge of the HOLD# signal, with SCLK signal being low (if SCLK is not being low, HOLD operation will not start until SCLK being low). The HOLD condition ends on rising edge of HOLD# signal with SCLK being low (If SCLK is not being low, HOLD operation will not end until SCLK being low).

The SO is high impedance, both SI and SCLK don't care during the HOLD operation, if CS# drives high during HOLD operation, it will reset the internal logic of the device. To re-start communication with chip, the HOLD# must be at high and then CS# must be at low.




Figure 1. Hold Condition



5. DATA PROTECTION

The GD25Q40B/20B provides the following data protection methods:

- Write Enable (WREN) command: The WREN command is set the Write Enable Latch bit (WEL). The WEL bit will return to reset by the following situation:
 - -Power-Up
 - -Write Disable (WRDI)
 - -Write Status Register (WRSR)
 - -Page Program (PP)
 - -Sector Erase (SE)
 - -Block Erase (BE)
 - -Chip Erase (CE)
- ◆ Software Protection Mode: The Block Protect (BP4, BP3, BP2, BP1, BP0) bits define the section of the memory array that can be read but not change.
- ♦ Hardware Protection Mode: WP# going low to protected the BP0~BP4 bits and SRP0 bit.
- Deep Power-Down Mode: In Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down Mode command.

Table1. GD25Q40B Protected area size (CMP=0)

| ; | Status R | egister | Conten | t | Memory Content | | | | |
|-----|---------------------|---------|------------------|---|----------------|-----------------|-------|-------------|--|
| BP4 | BP4 BP3 BP2 BP1 BP0 | | Blocks Addresses | | Density | Portion | | | |
| Х | Х | 0 | 0 | 0 | NONE | NONE | NONE | NONE | |
| 0 | 0 | 0 | 0 | 1 | 7 | 070000H-07FFFFH | 64KB | Upper 1/8 | |
| 0 | 0 | 0 | 1 | 0 | 6 and 7 | 060000H-07FFFFH | 128KB | Upper 1/4 | |
| 0 | 0 | 0 | 1 | 1 | 4 to 7 | 040000H-07FFFFH | 256KB | Upper 1/2 | |
| 0 | 1 | 0 | 0 | 1 | 0 | 000000H-00FFFFH | 64KB | Lower 1/8 | |
| 0 | 1 | 0 | 1 | 0 | 0 and 1 | 000000H-01FFFFH | 128KB | Lower 1/4 | |
| 0 | 1 | 0 | 1 | 1 | 0 to 3 | 000000H-03FFFFH | 256KB | Lower 1/2 | |
| 0 | Х | 1 | Х | Х | 0 to 7 | 000000H-07FFFFH | 512KB | ALL | |
| 1 | 0 | 0 | 0 | 1 | 7 | 07F000H-07FFFFH | 4KB | Upper 1/128 | |
| 1 | 0 | 0 | 1 | 0 | 7 | 07E000H-07FFFFH | 8KB | Upper 1/64 | |
| 1 | 0 | 0 | 1 | 1 | 7 | 07C000H-07FFFFH | 16KB | Upper 1/32 | |
| 1 | 0 | 1 | 0 | Х | 7 | 078000H-07FFFFH | 32KB | Upper 1/16 | |
| 1 | 0 | 1 | 1 | 0 | 7 | 078000H-07FFFFH | 32KB | Upper 1/16 | |
| 1 | 1 | 0 | 0 | 1 | 0 | 000000H-000FFFH | 4KB | Lower 1/128 | |
| 1 | 1 | 0 | 1 | 0 | 0 | 000000H-001FFFH | 8KB | Lower 1/64 | |
| 1 | 1 | 0 | 1 | 1 | 0 | 000000H-003FFFH | 16KB | Lower 1/32 | |
| 1 | 1 | 1 | 0 | Х | 0 | 000000H-007FFFH | 32KB | Lower 1/16 | |
| 1 | 1 | 1 | 1 | 0 | 0 | 000000H-007FFFH | 32KB | Lower 1/16 | |
| 1 | Х | 1 | 1 | 1 | 0 to 7 | 000000H-07FFFFH | 512KB | ALL | |





Table1a. GD25Q40B Protected area size (CMP=1)

| ; | Status R | Register | Conten | t | Memory Content | | | | | |
|-----|---------------------|----------|--------|------------------|-----------------------------|-----------------|-------|---------------|--|--|
| BP4 | BP4 BP3 BP2 BP1 BP0 | | Blocks | Blocks Addresses | | Portion | | | | |
| Х | Х | 0 | 0 | 0 | 0 to 7 | 000000H-07FFFFH | 512KB | ALL | | |
| 0 | 0 | 0 | 0 | 1 | 0 to 6 | 000000H-06FFFFH | 448KB | Lower 7/8 | | |
| 0 | 0 | 0 | 1 | 0 | 0 to 5 | 000000H-05FFFFH | 384KB | Lower 3/4 | | |
| 0 | 0 | 0 | 1 | 1 | 0 to 3 | 000000H-03FFFFH | 256KB | Lower 1/2 | | |
| 0 | 1 | 0 | 0 | 1 | 1 to 7 | 010000H-07FFFFH | 448KB | Upper 7/8 | | |
| 0 | 1 | 0 | 1 | 0 | 2 to 7 | 020000H-07FFFFH | 384KB | Upper 3/4 | | |
| 0 | 1 | 0 | 1 | 1 | 4 to 7 040000H-07FFFFH 256K | | 256KB | Upper 1/2 | | |
| 0 | Х | 1 | Х | Х | NONE | NONE | NONE | NONE | | |
| 1 | 0 | 0 | 0 | 1 | 0 to 7 | 000000H-07EFFFH | 508KB | Lower 127/128 | | |
| 1 | 0 | 0 | 1 | 0 | 0 to 7 | 000000H-07DFFFH | 504KB | Lower 63/64 | | |
| 1 | 0 | 0 | 1 | 1 | 0 to 7 | 000000H-07BFFFH | 496KB | Lower 31/32 | | |
| 1 | 0 | 1 | 0 | Х | 0 to 7 | 000000H-077FFFH | 480KB | Lower 15/16 | | |
| 1 | 0 | 1 | 1 | 0 | 0 to 7 | 000000H-077FFFH | 480KB | Lower 15/16 | | |
| 1 | 1 | 0 | 0 | 1 | 0 to 7 | 001000H-07FFFFH | 508KB | Upper 127/128 | | |
| 1 | 1 | 0 | 1 | 0 | 0 to 7 | 002000H-07FFFFH | 504KB | Upper 63/64 | | |
| 1 | 1 | 0 | 1 | 1 | 0 to 7 | 004000H-07FFFFH | 496KB | Upper 31/32 | | |
| 1 | 1 | 1 | 0 | Х | 0 to 7 | 008000H-07FFFFH | 480KB | Upper 15/16 | | |
| 1 | 1 | 1 | 1 | 0 | 0 to 7 | 008000H-07FFFFH | 480KB | Upper 15/16 | | |
| 1 | Х | 1 | 1 | 1 | NONE | NONE | NONE | NONE | | |





Table1b. GD25Q20B Protected area size (CMP=0)

| ; | Status R | egister | Conten | t | Memory Content | | | | | |
|-----|----------|---------|--------|-----|----------------|-----------------|---------|------------|--|--|
| BP4 | ВР3 | BP2 | BP1 | BP0 | Blocks | Addresses | Density | Portion | | |
| 0 | Х | Х | 0 | 0 | NONE | NONE | NONE | NONE | | |
| 0 | 0 | Х | 0 | 1 | 3 | 030000H-03FFFFH | 64KB | Upper 1/4 | | |
| 0 | 0 | Х | 1 | 0 | 2 and 3 | 020000H-03FFFFH | 128KB | Upper 1/2 | | |
| 0 | 1 | Х | 0 | 1 | 0 | 000000H-00FFFFH | 64KB | Lower 1/4 | | |
| 0 | 1 | Х | 1 | 0 | 0 and 1 | 000000H-01FFFFH | 128KB | Lower 1/2 | | |
| 0 | Х | Х | 1 | 1 | 0 to 3 | 000000H-03FFFFH | 256KB | ALL | | |
| 1 | Х | 0 | 0 | 0 | NONE | NONE NONE | | NONE | | |
| 1 | 0 | 0 | 0 | 1 | 3 | 03F000H-03FFFFH | 4KB | Upper 1/64 | | |
| 1 | 0 | 0 | 1 | 0 | 3 | 03E000H-03FFFFH | 8KB | Upper 1/32 | | |
| 1 | 0 | 0 | 1 | 1 | 3 | 03C000H-03FFFFH | 16KB | Upper 1/16 | | |
| 1 | 0 | 1 | 0 | Х | 3 | 038000H-03FFFFH | 32KB | Upper 1/8 | | |
| 1 | 0 | 1 | 1 | 0 | 3 | 038000H-03FFFFH | 32KB | Upper 1/8 | | |
| 1 | 1 | 0 | 0 | 1 | 0 | 000000H-000FFFH | 4KB | Lower 1/64 | | |
| 1 | 1 | 0 | 1 | 0 | 0 | 000000H-001FFFH | 8KB | Lower 1/32 | | |
| 1 | 1 | 0 | 1 | 1 | 0 | 000000H-003FFFH | 16KB | Lower 1/16 | | |
| 1 | 1 | 1 | 0 | Х | 0 | 000000H-007FFFH | 32KB | Lower 1/8 | | |
| 1 | 1 | 1 | 1 | 0 | 0 | 000000H-007FFFH | 32KB | Lower 1/8 | | |
| 1 | Х | 1 | 1 | 1 | 0 to 3 | 000000H-03FFFFH | 256KB | ALL | | |



Table1c. GD25Q20B Protected area size (CMP=1)

| ; | Status F | egister | Conten | t | Memory Content | | | | | |
|-----|----------|---------|--------|-----|----------------|------------------------------|---------|-------------|--|--|
| BP4 | BP3 | BP2 | BP1 | BP0 | Blocks | Addresses | Density | Portion | | |
| 0 | Х | Х | 0 | 0 | 0 to 3 | 000000H-03FFFFH | 256KB | ALL | | |
| 0 | 0 | Χ | 0 | 1 | 0 to 2 | 000000H-02FFFFH | 192KB | Lower 3/4 | | |
| 0 | 0 | Х | 1 | 0 | 0 and 1 | 000000H-01FFFFH | 128KB | Lower 1/2 | | |
| 0 | 1 | Х | 0 | 1 | 1 to 3 | 010000H-03FFFFH | 192KB | Upper 3/4 | | |
| 0 | 1 | Х | 1 | 0 | 2 and 3 | 020000H-03FFFFH | 128KB | Upper 1/2 | | |
| 0 | Х | Х | 1 | 1 | NONE | NONE | NONE | NONE | | |
| 1 | Х | 0 | 0 | 0 | 0 to 3 | 000000H-03FFFFH | 256KB | ALL | | |
| 1 | 0 | 0 | 0 | 1 | 0 to 3 | 0 to 3 000000H-03EFFFH 252KB | | Lower 63/64 | | |
| 1 | 0 | 0 | 1 | 0 | 0 to 3 | 000000H-03DFFFH | 248KB | Lower 31/32 | | |
| 1 | 0 | 0 | 1 | 1 | 0 to 3 | 000000H-03BFFFH | 240KB | Lower 15/16 | | |
| 1 | 0 | 1 | 0 | Х | 0 to 3 | 000000H-037FFFH | 224KB | Lower 7/8 | | |
| 1 | 0 | 1 | 1 | 0 | 0 to 3 | 000000H-037FFFH | 224KB | Lower 7/8 | | |
| 1 | 1 | 0 | 0 | 1 | 0 to 3 | 001000H-03FFFFH | 252KB | Upper 63/64 | | |
| 1 | 1 | 0 | 1 | 0 | 0 to 3 | 002000H-03FFFFH | 248KB | Upper 31/32 | | |
| 1 | 1 | 0 | 1 | 1 | 0 to 3 | 004000H-03FFFFH | 240KB | Upper 15/16 | | |
| 1 | 1 | 1 | 0 | Х | 0 to 3 | 008000H-03FFFFH | 224KB | Upper 7/8 | | |
| 1 | 1 | 1 | 1 | 0 | 0 to 3 | 0 to 3 | | Upper 7/8 | | |
| 1 | Х | 1 | 1 | 1 | NONE | NONE | NONE | NONE | | |



6. STATUS REGISTER

| S15 | S14 | S13 | S12 | S 11 | S10 | S9 | S8 |
|-----------|--------------|------------|-----------|-------------|----------|-----|----------|
| SUS | CMP Reserved | | Reserved | Reserved | Reserved | QE | Reserved |
| | | | | | | | |
| S7 | S6 | S 5 | S4 | S3 | S2 | S1 | S0 |
| SRP0 | BP4 | BP3 | BP2 | BP1 | BP0 | WEL | WIP |

The status and control bits of the Status Register are as follows:

WIP bit.

The Write In Progress (WIP) bit indicates whether the memory is busy in program/erase/write status register progress. When WIP bit sets to 1, means the device is busy in program/erase/write status register progress, when WIP bit sets 0, means the device is not in program/erase/write status register progress.

WEL bit.

The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write Status Register, Program or Erase command is accepted.

BP4, BP3, BP2, BP1, BP0 bits.

The Block Protect (BP4, BP3, BP2, BP1, BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase commands. These bits are written with the Write Status Register (WRSR) command. When the Block Protect (BP4, BP3, BP2, BP1, BP0) bits are set to 1, the relevant memory area (as defined in Table1).becomes protected against Page Program (PP), Sector Erase (SE) and Block Erase (BE) commands. The Block Protect (BP4, BP3, BP2, BP1, BP0) bits can be written provided that the Hardware Protected mode has not been set. The Chip Erase (CE) command is executed, if the Block Protect (BP4, BP3, BP2, BP1, BP0) bits are set to "None protected".

SRP0 bit.

The Status Register Protect (SRP0) bit is non-volatile Read/Write bits in the status register. The SRP bit controls the method of write protection: software protection and hardware protection.

| SRP0 | #WP | Status Register | Description |
|------|-----|----------------------|---|
| 0 | Х | Software Protected | The Status Register can be written to after a Write Enable command, WEL=1.(Default) |
| 1 | 0 | Hardware Protected | WP#=0, the Status Register locked and can not be written to. |
| 1 | 1 | Hardware Unprotected | WP#=1, the Status Register is unlocked and can be written to after a Write Enable command, WEL=1. |

QE bit.

The Quad Enable (QE) bit is a non-volatile Read/Write bit in the Status Register that allows Quad operation. When the QE bit is set to 0 (Default) the WP# pin and HOLD# pin are enable. When the QE bit is set to 1, the Quad IO2 and IO3 pins are enabled. (The QE bit should never be set to 1 during standard SPI or Dual SPI operation if the WP# or HOLD# pins are tied directly to the power supply or ground)

CMP bit

The CMP bit is a non-volatile Read/Write bit in the Status Register (S14). It is used in conjunction the BP4-BP0 bits to





provide more flexibility for the array protection. Please see the Status registers Memory Protection table for details. The default setting is CMP=0.

SUS bit

The SUS bit are read only bit in the status register (S15) that are set to 1 after executing an Erase/Program Suspend (75H) command. The SUS bit are cleared to 0 by Erase/Program Resume (7AH) command as well as a power-down, power-up cycle.

7. COMMANDS DESCRIPTION

All commands, addresses and data are shifted in and out of the device, beginning with the most significant bit on the first rising edge of SCLK after CS# is driven low. Then, the one-byte command code must be shifted in to the device, most significant bit first on SI, each bit being latched on the rising edges of SCLK.

See Table2, every command sequence starts with a one-byte command code. Depending on the command, this might be followed by address bytes, or by data bytes, or by both or none. CS# must be driven high after the last bit of the command sequence has been shifted in. For the command of Read, Fast Read, Read Status Register or Release from Deep Power-Down, and Read Device ID, the shifted-in command sequence is followed by a data-out sequence. CS# can be driven high after any bit of the data-out sequence is being shifted out.

For the command of Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register, Write Enable, Write Disable or Deep Power-Down command, CS# must be driven high exactly at a byte boundary, otherwise the command is rejected, and is not executed. That is CS# must driven high when the number of clock pulses after CS# being driven low is an exact multiple of eight. For Page Program, if at any time the input byte is not a full byte, nothing will happen and WEL will not be reset.

Table2. Commands

| | rablez. Commands | | | | | | | | |
|--|------------------|--------------------|-------------------|------------|-----------------|-------------|--------------|--|--|
| Command Name | Byte 1 | Byte 2 | Byte 3 | Byte 4 | Byte 5 | Byte 6 | n-Bytes | | |
| Write Enable | 06H | | | | | | | | |
| Write Disable | 04H | | | | | | | | |
| Read Status Register | 05H | (S7-S0) | | | | | (continuous) | | |
| Read Status Register-1 | 35H | (S15-S8) | | | | | (continuous) | | |
| Write Status Register | 01H | (S7-S0) | (S15-S8) | | | | | | |
| Read Data | 03H | A23-A16 | A15-A8 | A7-A0 | (D7-D0) | (Next byte) | (continuous) | | |
| Fast Read | 0BH | A23-A16 | A15-A8 | A7-A0 | dummy | (D7-D0) | (continuous) | | |
| Dual Output Fast Read | 3BH | A23-A16 | A15-A8 | A7-A0 | dummy | (D7-D0)(1) | (continuous) | | |
| Dual I/O Fast Read | BBH | A23-A8(2) | A7-A0 M7-M0(2) | (D7-D0)(1) | | | (continuous) | | |
| Quad Output Fast Read | 6BH | A23-A16 | A15-A8 | A7-A0 | dummy | (D7-D0)(3) | (continuous) | | |
| Quad I/O Fast Read | EBH | A23-A0 M7-M0(4) | dummy(5) | (D7-D0)(3) | | | (continuous) | | |
| Quad I/O Word Fast Read(7) | E7H | A23-A0 M7-M0(4) | dummy(6) | (D7-D0)(3) | | | (continuous) | | |
| Continuous Read Reset | FFH | | | | | | | | |
| Page Program | 02H | A23-A16 | A15-A8 | A7-A0 | D7-D0 | Next byte | | | |
| Sector Erase | 20H | A23-A16 | A15-A8 | A7-A0 | | | | | |
| Block Erase(32K) | 52H | A23-A16 | A15-A8 | A7-A0 | | | | | |
| Block Erase(64K) | D8H | A23-A16 | A15-A8 | A7-A0 | | | | | |
| Chip Erase | C7/60H | | | | | | | | |
| Program/Erase Suspend | 75H | | | | | | | | |
| Program/Erase Resume | 7AH | | | | | | | | |
| Deep Power-Down | В9Н | | | | | | | | |
| Release From Deep Power-Down, And Read Device ID | ABH | dummy | dummy | dummy | (DID7- DID0) | | (continuous) | | |
| Release From Deep Power-Down | ABH | | | | | | | | |

GD25Q40B/20B

| Manufacturer/ Device ID | 90H | dummy | dummy | 00H | (MID7- MID0) | (DID7- DID0) | (continuous) |
|----------------------------|-----|-----------------|--------------------|-------------------|-----------------|-----------------|--------------|
| High Performance Mode | АЗН | dummy | dummy | dummy | | | |
| Read Identification | 9FH | (MID7- MID0) | (JDID15- JDID8) | (JDID7- JDID0) | | | (continuous) |

NOTE:

1. Dual Output data

IO0 = (D6, D4, D2, D0)

IO1 = (D7, D5, D3, D1)

2. Dual Input Address

IO0 = A22, A20, A18, A16, A14, A12, A10, A8

A6, A4, A2, A0, M6, M4, M2, M0

IO1 = A23, A21, A19, A17, A15, A13, A11, A9

A7, A5, A3, A1, M7, M5, M3, M1

3. Quad Output Data

IO0 = (D4, D0,)

IO1 = (D5, D1,)

IO2 = (D6, D2,)

IO3 = (D7, D3,....)

4. Quad Input Address

IO0 = A20, A16, A12, A8, A4, A0, M4, M0

IO1 = A21, A17, A13, A9, A5, A1, M5, M1

IO2 = A22, A18, A14, A10, A6, A2, M6, M2

IO3 = A23, A19, A15, A11, A7, A3, M7, M3

5. Fast Read Quad I/O Data

IO0 = (x, x, x, x, D4, D0,...)

IO1 = (x, x, x, x, D5, D1,...)

IO2 = (x, x, x, x, D6, D2,...)

IO3 = (x, x, x, x, D7, D3,...)

6. Fast Word Read Quad I/O Data

IO0 = (x, x, D4, D0,...)

IO1 = (x, x, D5, D1,...)

IO2 = (x, x, D6, D2,...)

IO3 = (x, x, D7, D3,...)

7. Fast Word Read Quad I/O Data: the lowest address bit must be 0.





Table of ID Definitions:

GD25Q40B

| Operation Code | M7-M0 | ID15-ID8 | ID7-ID0 |
|----------------|-------|----------|---------|
| 9FH | C8 | 40 | 13 |
| 90H | C8 | | 12 |
| ABH | | | 12 |


GD25Q20B

| Operation Code | M7-M0 | ID15-ID8 | ID7-ID0 |
|----------------|-------|----------|---------|
| 9FH | C8 | 40 | 12 |
| 90H | C8 | | 11 |
| ABH | | | 11 |

7.1. Write Enable (WREN) (06H)

The Write Enable (WREN) command is for setting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE) and Write Status Register (WRSR) command. The Write Enable (WREN) command sequence: CS# goes low → sending the Write Enable command → CS# goes high.


Figure 2. Write Enable Sequence Diagram



7.2. Write Disable (WRDI) (04H)

The Write Disable command is for resetting the Write Enable Latch (WEL) bit. The Write Disable command sequence: CS# goes low→Sending the Write Disable command →CS# goes high. The WEL bit is reset by following condition: Power-up and upon completion of the Write Status Register, Page Program, Sector Erase, Block Erase and Chip Erase commands.


Figure 3. Write Disable Sequence Diagram



7.3. Read Status Register (RDSR) (05H or 35H)

The Read Status Register (RDSR) command is for reading the Status Register. The Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write In Progress (WIP) bit before sending a new command to the device. It is also possible to read the Status Register continuously. For command code "05H", the SO will output Status Register bits S7~S0. The command code "35H", the SO will output Status Register bits S15~S8.

Figure 4. Read Status Register Sequence Diagram



7.4. Write Status Register (WRSR) (01H)

The Write Status Register (WRSR) command allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) command must previously have been executed. After the Write Enable (WREN) command has been decoded and executed, the device sets the Write Enable Latch (WEL).

The Write Status Register (WRSR) command has no effect on S15~S10, S1 and S0 of the Status Register. CS# must be driven high after the eighth or sixteen bit of the data byte has been latched in. If not, the Write Status Register (WRSR) command is not executed. If CS# is driven high after eighth bit of the data byte, the QE bit will be cleared to 0. As soon as CS# is driven high, the self-timed Write Status Register cycle (whose duration is tw) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

The Write Status Register (WRSR) command allows the user to change the values of the Block Protect (BP3, BP2, BP1, BP0) bits, to define the size of the area that is to be treated as read-only, as defined in Table1. The Write Status Register (WRSR) command also allows the user to set or reset the Status Register Protect (SRP0) bit in accordance with the Write Protect (WP#) signal. The Status Register Protect (SRP0) bit and Write Protect (WP#) signal allow the device to be put in the Hardware Protected Mode. The Write Status Register (WRSR) command is not executed once the Hardware Protected Mode is entered.

CS#

SCLK

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

Command

Command

Status Register in

MSB High-Z

SO

MSB High-Z

Figure 5. Write Status Register Sequence Diagram

7.5. Read Data Bytes (READ) (03H)

The Read Data Bytes (READ) command is followed by a 3-byte address (A23-A0), each bit being latched-in during the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, each bit being shifted out, at a Max frequency f_R, during the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes (READ) command. Any Read Data Bytes (READ) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.




Figure 6. Read Data Bytes Sequence Diagram

7.6. Read Data Bytes At Higher Speed (Fast Read) (0BH)

The Read Data Bytes at Higher Speed (Fast Read) command is for quickly reading data out. It is followed by a 3-byte address (A23-A0) and a dummy byte, each bit being latched-in during the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, each bit being shifted out, at a Max frequency fc, during the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.




Figure 7. Read Data Bytes at Higher Speed Sequence Diagram

7.7. Dual Output Fast Read (3BH)

The Dual Output Fast Read command is followed by 3-byte address (A23-A0) and a dummy byte, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO. The command sequence is shown in followed Figure8. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.




Figure 8 Dual Output Fast Read Sequence Diagram

7.8. Quad Output Fast Read (6BH)

The Quad Output Fast Read command is followed by 3-byte address (A23-A0) and a dummy byte, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO3, IO2, IO1 and IO0. The command sequence is shown in followed Figure9. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.




Figure 9 Quad Output Fast Read Sequence Diagram

7.9. Dual I/O Fast Read (BBH)

The Dual I/O Fast Read command is similar to the Dual Output Fast Read command but with the capability to input the 3-byte address (A23-0) and a "Continuous Read Mode" byte 2-bit per clock by SI and SO, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO. The command sequence is shown in followed Figure10. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. To ensure optimum performance the High Performance Mode (HPM) command (A3H) must be executed once, prior to the Dual I/O Fast Read command.

Dual I/O Fast Read With "Continuous Read Mode"

The Dual I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-byte address (A23-A0). If the "Continuous Read Mode" bits (M7-0) =AXH, then the next Dual I/O Fast Read command (after CS# is raised and then lowered) does not require the BBH command code. The command sequence is shown in followed Figure11. If the "Continuous Read Mode" bits (M7-0) are any value other than AXH, the next command requires the first BBH command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M7-0) before issuing normal command.







Figure 11 Dual I/O Fast Read Sequence Diagram (M7-0= AXH)



7.10. Quad I/O Fast Read (EBH)

The Quad I/O Fast Read command is similar to the Dual I/O Fast Read command but with the capability to input the 3-byte address (A23-0) and a "Continuous Read Mode" byte and 4-dummy clock 4-bit per clock by IO0, IO1, IO3, IO4, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO0, IO1, IO2, IO3. The command sequence is shown in followed Figure 12. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the Quad I/O Fast read command. To ensure optimum performance the High Performance Mode (HPM) command (A3H) must be executed once, prior to the Quad I/O Fast Read command.

Quad I/O Fast Read With "Continuous Read Mode"

The Quad I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-byte address (A23-A0). If the "Continuous Read Mode" bits (M7-0) =AXH, then the next Quad I/O Fast Read command (after CS# is raised and then lowered) does not require the EBH command code. The command sequence is shown in followed Figure 13. If the "Continuous Read Mode" bits (M7-0) are any value other than AXH, the next command requires the first EBH command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M7-0) before issuing normal command.





Figure 12. Quad I/O Fast Read Sequence Diagram (M7-0= 0XH or not AXH)

Figure 13. Quad I/O Fast Read Sequence Diagram (M7-0= AXH)



7.11. Quad I/O Word Fast Read (E7H)

The Quad I/O Word Fast Read command is similar to the Quad I/O Fast Read command except that the lowest address bit (A0) must equal 0 and only 2-dummy clock. The command sequence is shown in followed Figure 14. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the Quad I/O Word Fast read command. To ensure optimum performance the High Performance Mode (HPM) command (A3h) must be executed once, prior to the Quad I/O Word Fast Read command.


Quad I/O Word Fast Read With "Continuous Read Mode"

The Quad I/O Word Fast Read command can further reduce command overhead through setting the "Continuous

Read Mode" bits (M7-0) after the input 3-byte address (A23-A0). If the "Continuous Read Mode" bits (M7-0) =AXH, then the next Quad I/O Word Fast Read command (after CS# is raised and then lowered) does not require the E7H command code. The command sequence is shown in followed Figure 15. If the "Continuous Read Mode" bits (M7-0) are any value other than AXH, the next command requires the first E7H command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M7-0) before issuing normal command.

Figure 14. Quad I/O Word Fast Read Sequence Diagram (M7-0= 0XH or not AXH)

Figure 15. Quad I/O Word Fast Read Sequence Diagram (M7-0= AXH)



7.12. Page Program (PP) (02H)

The Page Program (PP) command is for programming the memory. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command.

The Page Program (PP) command is entered by driving CS# Low, followed by the command code, three address bytes and at least one data byte on SI. If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). CS# must be driven low for the entire duration of the sequence. The Page Program command sequence: CS# goes low \rightarrow sending Page Program command \rightarrow 3-byte address on SI \rightarrow at least 1 byte data on SI \rightarrow CS# goes high. The command sequence is shown in Figure 16. If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested

addresses without having any effects on the other bytes of the same page. CS# must be driven high after the eighth bit of the last data byte has been latched in; otherwise the Page Program command is not executed.

As soon as CS# is driven high, the self-timed Page Program cycle (whose duration is tpp) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Page Program (PP) command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, BP0) is not executed.




Figure 16. Page Program Sequence Diagram

7.13. Sector Erase (SE) (20H)

The Sector Erase (SE) command is for erasing the all data of the chosen sector. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Sector Erase (SE) command is entered by driving CS# low, followed by the command code, and 3-address byte on SI. Any address inside the sector is a valid address for the Sector Erase (SE) command. CS# must be driven low for the entire duration of the sequence.

The Sector Erase command sequence: CS# goes low → sending Sector Erase command → 3-byte address on SI → CS# goes high. The command sequence is shown in Figure 17. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the Sector Erase (SE) command is not executed. As soon as CS# is driven high, the self-timed Sector Erase cycle (whose duration is tse) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A Sector Erase (SE) command applied to a sector which is protected by the Block Protect (BP4, BP3, BP2, BP1, BP0) bit (see Table1.) is not executed.





Figure 17. Sector Erase Sequence Diagram

7.14. 32KB Block Erase (BE) (52H)

The 32KB Block Erase (BE) command is for erasing the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 32KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and three address bytes on SI. Any address inside the block is a valid address for the 32KB Block Erase (BE) command. CS# must be driven low for the entire duration of the sequence.

The 32KB Block Erase command sequence: CS# goes low \rightarrow sending 32KB Block Erase command \rightarrow 3-byte address on SI \rightarrow CS# goes high. The command sequence is shown in Figure 18. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the 32KB Block Erase (BE) command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t_{BE}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 32KB Block Erase (BE) command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, BP0) bits (see Table 1.) is not executed.

Figure 18. 32KB Block Erase Sequence Diagram




7.15. 64KB Block Erase (BE) (D8H)

The 64KB Block Erase (BE) command is for erasing the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 64KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and three address bytes on SI. Any address inside the block is a valid address for the 64KB Block Erase (BE) command. CS# must be driven low for the entire duration of the sequence.

The 64KB Block Erase command sequence: CS# goes low \rightarrow sending 64KB Block Erase command \rightarrow 3-byte address on SI \rightarrow CS# goes high. The command sequence is shown in Figure19. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the 64KB Block Erase (BE) command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t_{BE}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 64KB Block Erase (BE) command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, BP0) bits (see Table1.) is not executed.

Figure 19. 64KB Block Erase Sequence Diagram




7.16. Chip Erase (CE) (60/C7Hex)

The Chip Erase (CE) command is erased the all data of the chip. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit The Chip Erase (CE) command is entered by driving CS# Low, followed by the command code on Serial Data Input (SI). CS# must be driven Low for the entire duration of the sequence.

The Chip Erase command sequence: CS# goes low \rightarrow sending Chip Erase command \rightarrow CS# goes high. The command sequence is shown in Figure21. CS# must be driven high after the eighth bit of the command code has been latched in, otherwise the Chip Erase command is not executed. As soon as CS# is driven high, the self-timed Chip Erase cycle (whose duration is t_{CE}) is initiated. While the Chip Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Chip Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Chip Erase (CE) command is executed if the Block Protect (BP4,BP3,BP2, BP1, BP0) bits are set to "None protected". The Chip Erase (CE) command is ignored if one or more sectors are protected.

Figure 20. Chip Erase Sequence Diagram




7.17. Deep Power-Down (DP) (B9H)

Executing the Deep Power-Down (DP) command is the only way to put the device in the lowest consumption mode (the Deep Power-Down Mode). It can also be used as an extra software protection mechanism, while the device is not in active use, since in this mode, the device ignores all Write, Program and Erase commands. Driving CS# high deselects the device, and puts the device in the Standby Mode (if there is no internal cycle currently in progress). But this mode is not the Deep Power-Down Mode. The Deep Power-Down Mode can only be entered by executing the Deep Power-Down (DP) command. Once the device has entered the Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down and Read Device ID (RDI) command. This releases the device from this mode. The Release from Deep Power-Down and Read Device ID (RDI) command also allows the Device ID of the device to be output on SO.

The Deep Power-Down Mode automatically stops at Power-Down, and the device always Power-Up in the Standby Mode. The Deep Power-Down (DP) command is entered by driving CS# low, followed by the command code on SI. CS# must be driven low for the entire duration of the sequence.

The Deep Power-Down command sequence: CS# goes low → sending Deep Power-Down command → CS# goes high. The command sequence is shown in Figure 22. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Deep Power-Down (DP) command is not executed. As soon as CS# is driven high, it requires a delay of top before the supply current is reduced to Icc2 and the Deep Power-Down Mode is entered. Any Deep Power-Down (DP) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

Figure 21. Deep Power-Down Sequence Diagram



7.18. Release From Deep Power-Down Or High Performance Mode And Read Device ID (RDI) (ABH)


The Release from Power-Down or High Performance Mode / Device ID command is a multi-purpose command. It can be used to release the device from the Power-Down state or High Performance Mode or obtain the devices electronic identification (ID) number.

To release the device from the Power-Down state or High Performance Mode, the command is issued by driving the CS# pin low, shifting the instruction code "ABH" and driving CS# high as shown in Figure23. Release from Power-Down will take the time duration of t_{RES1} (See AC Characteristics) before the device will resume normal operation and other command are accepted. The CS# pin must remain high during the t_{RES1} time duration.

When used only to obtain the Device ID while not in the Power-Down state, the command is initiated by driving the CS# pin low and shifting the instruction code "ABH" followed by 3-dummy byte. The Device ID bits are then shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 23. The Device ID value for the GD25Q16 is listed in Manufacturer and Device Identification table. The Device ID can be read continuously. The command is completed by driving CS# high.

When used to release the device from the Power-Down state and obtain the Device ID, the command is the same as previously described, and shown in Figure23, except that after CS# is driven high it must remain high for a time duration of t_{RES2} (See AC Characteristics). After this time duration the device will resume normal operation and other command will be accepted. If the Release from Power-Down / Device ID command is issued while an Erase, Program or Write cycle is in process (when WIP equal 1) the command is ignored and will not have any effects on the current cycle.

Figure 22. Release Power-Down Or High Performance Mode Sequence Diagram



CS#

0 1 2 3 4 5 6 7 8 9 29 30 31 32 33 34 35 36 37 38

SCLK

Command

Command

SI

ABH

Command

SI

MSB

Device ID

Deep Power-down Mode Stand-by Mode

Figure 23. Release Power-Down/Read Device ID Sequence Diagram

7.19. Read Manufacture ID/ Device ID (REMS) (90H)

The Read Manufacturer/Device ID command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID.

The command is initiated by driving the CS# pin low and shifting the command code "90H" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 25. If the 24-bit address is initially set to 000001H, the Device ID will be read first.




Figure 24. Read Manufacture ID/ Device ID Sequence Diagram

7.20. Read Identification (RDID) (9FH)

The Read Identification (RDID) command allows the 8-bit manufacturer identification to be read, followed by two bytes of device identification. The device identification indicates the memory type in the first byte, and the memory capacity of the device in the second byte. Any Read Identification (RDID) command while an Erase or Program cycle is in progress, is not decoded, and has no effect on the cycle that is in progress. The Read Identification (RDID) command should not be issued while the device is in Deep Power-Down Mode.

The device is first selected by driving CS# to low. Then, the 8-bit command code for the command is shifted in. This is followed by the 24-bit device identification, stored in the memory, being shifted out on Serial Data Output, each bit being shifted out during the falling edge of Serial Clock. The command sequence is shown in Figure 26. The Read Identification (RDID) command is terminated by driving CS# to high at any time during data output. When CS# is driven high, the device is put in the Standby Mode. Once in the Standby Mode, the device waits to be selected, so that it can receive, decode and execute commands.




Figure 25. Read Identification ID Sequence Diagram

7.21. High Performance Mode (HPM) (A3H)

The High Performance Mode (HPM) command must be executed prior to Dual or Quad I/O commands when operating at high frequencies (see f_R and f_C in AC Electrical Characteristics). This command allows pre-charging of internal charge pumps so the voltages required for accessing the flash memory array are readily available. The command sequence: CS# goes Iow→Sending A3H command→ Sending 3-dummy byte→CS# goes high. See Figure27. After the HPM command is executed, the device will maintain a slightly higher standby current (Icc8) than standard SPI operation. The Release from Power-Down or HPM command (ABH) can be used to return to standard SPI standby current (Icc1). In addition, Write Enable command (06H) and Power-Down command (B9H) will also release the device from HPM mode back to standard SPI standby state.




Figure 26. High Performance Mode Sequence Diagram

7.22. Continuous Read Mode Reset (CRMR) (FFH)

The Dual/Quad I/O Fast Read operations, "Continuous Read Mode" bits (M7-0) are implemented to further reduce

command overhead. By setting the (M7-0) to AXH, the next Dual/Quad I/O Fast Read operations do not require the BBH/EBH/E7H command code.

If the system controller is reset during operation it will likely send a standard SPI command, such as Read ID (9FH) or Fast Read (0BH), to the device. Because the GD25Q40B/20B has no hardware reset pin, so if Continuous Read Mode bits are set to "AXH", the GD25Q40B/20B will not recognize any standard SPI commands. So Continuous Read Mode Reset command will release the Continuous Read Mode from the "AXH" state and allow standard SPI command to be recognized. The command sequence is show in Figure 28.

CS#

O 1 2 3 4 5 6 7

SCLK

SI(IO0)

FFH

SO(IO1)

Don't Care

HOLD#(IO3)

Don't Care

Don't Care

Figure 27. Continuous Read Mode Reset Sequence Diagram

7.23. Program/Erase Suspend (PES) (75H)

The Erase/Program Suspend instruction "75H", allows the system to interrupt a sector/block erase or page program operation and then read data from any other sector or block. The Write Status Register command (01H), Page Program command (02H) and Erase commands (20H, 52H, D8H, C7H, 60H) are not allowed during suspend. Erase/Program Suspend is valid only during the sector/block erase or page program operation. A maximum of time of "tsus" (See AC Characteristics) is required to suspend the program/erase operation.

While the Erase/Program suspend cycle is in progress, the Read Status Register command may still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during the Erase/Program suspend cycle and becomes a 0 when the cycle is finished and the device is ready to accept read command. A power-off during the suspend period will reset the device and release the suspend state. The command sequence is show in Figure 29.





Figure 28. Program/Erase Suspend Sequence Diagram

7.24. Program/Erase Resume (PER) (7AH)

The Program/Erase Resume command must be written to resume the sector/block erase or program operation after a Program/Erase Suspend command. After issued the BUSY bit in the status register will be set to 1 and the sector/block erase or program operation will completed. The Program/Erase Resume command will be ignored unless a Program/Erase Suspend is active. The command sequence is show in Figure 30.

Figure 29. Program/Erase Resume Sequence Diagram



8. ELECTRICAL CHARACTERISTICS

8.1. POWER-ON TIMING




Table3. Power-Up Timing and Write Inhibit Threshold

| Symbol | Parameter | Min | Max | Unit |
|--------|-------------------------------------|-----|-----|------|
| tVSL | VCC(min) to CS# Low | 10 | | us |
| tPUW | Time Delay Before Write Instruction | 1 | 10 | ms |
| VWI | Write Inhibit Voltage | 1 | 2.5 | V |

8.2. INITIAL DELIVERY STATE

The device is delivered with the memory array erased: all bits are set to 1(each byte contains FFH). The Status Register contains 00H (all Status Register bits are 0).

8.3. DATA RETENTION AND ENDURANCE

| Parameter | Test Condition | Min | Units |
|-------------------------------------|----------------|------|--------|
| Minimum Dattern Data Datastian Time | 150℃ | 10 | Years |
| Minimum Pattern Data Retention Time | 125℃ | 20 | Years |
| Erase/Program Endurance | -40 to 85℃ | 100K | Cycles |


8.4. LATCH UP CHARACTERISTICS

| Parameter | Min | Max |
|--|--------|----------|
| Input Voltage Respect To VSS On I/O Pins | -1.0V | VCC+1.0V |
| VCC Current | -100mA | 100mA |



8.5. ABSOLUTE MAXIMUM RATINGS

| Parameter | Value | Unit |
|-------------------------------|-------------|------------|
| Ambient Operating Temperature | -40 to 85 | $^{\circ}$ |
| Storage Temperature | -65 to 150 | $^{\circ}$ |
| Output Short Circuit Current | 200 | mA |
| Applied Input/Output Voltage | -0.5 to 4.0 | ٧ |
| VCC | -0.5 to 4.0 | ٧ |




8.6. CAPACITANCE MEASUREMENT CONDITIONS


| Symbol | Parameter | Min | Тур | Max | Unit | Conditions |
|--------|---------------------------------|------------------|------------|-----|------|------------|
| CIN | Input Capacitance | | | 6 | pF | VIN=0V |
| COUT | Output Capacitance | | | 8 | pF | VOUT=0V |
| CL | Load Capacitance | | 30 | | pF | |
| | Input Rise And Fall time | | | 5 | ns | |
| | Input Pulse Voltage | 0.1VC | C to 0.8V0 | CC | V | |
| | Input Timing Reference Voltage | 0.2VCC to 0.7VCC | | V | | |
| | Output Timing Reference Voltage | | 0.5VCC | | V | |

Figure 30. Input Test Waveform and Measurement Level

Maximum Negative Overshoot Waveform



Maximum Positive Overshoot Waveform





8.7. DC CHARACTERISTICS

(T= -40°C~85°C, VCC=2.7~3.6V)

| Symbol | Parameter | Test Condition | Min. | Тур | Max. | Unit. |
|------------------|--------------------------|-----------------------------|---------|-----|---------|-------|
| lц | Input Leakage Current | | | | ±2 | μA |
| ILO | Output Leakage Current | | | | ±2 | μA |
| Icc1 | Standby Current | CS#=VCC, | | 1 | 5 | μA |
| | | V _{IN} =VCC or VSS | | | | |
| Icc2 | Deep Power-Down Current | CS#=VCC, | | 1 | 5 | μA |
| | | V _{IN} =VCC or VSS | | | 20 | |
| | | CLK=0.1VCC / 0.9VCC | | | | |
| | | at 120MHz, | | 15 | 20 | mA |
| l | Operating Current (Read) | Q=Open(*1 I/O) | | | | |
| I _{CC3} | Operating Current (Neau) | CLK=0.1VCC / 0.9VCC | | | | |
| | | at 80MHz, | | 13 | 18 | mA |
| | | Q=Open(*1,*2,*4 I/O) | | | | |
| I _{CC4} | Operating Current (PP) | CS#=VCC | | | 15 | mA |
| I _{CC5} | Operating Current(WRSR) | CS#=VCC | | | 15 | mA |
| Icc ₆ | Operating Current (SE) | CS#=VCC | | | 15 | mA |
| Icc7 | Operating Current (BE) | CS#=VCC | | | 15 | mA |
| I _{CC8} | High Performance Current | | | 500 | 800 | uA |
| VIL | Input Low Voltage | | -0.5 | | 0.2VCC | V |
| V _{IH} | Input High Voltage | | 0.7VCC | | VCC+0.4 | V |
| V _{OL} | Output Low Voltage | I _{OL} =1.6mA | | | 0.4 | V |
| Vон | Output High Voltage | I _{OH} =-100μA | VCC-0.2 | | | V |



8.8. AC CHARACTERISTICS

(T= -40 $^{\circ}\text{C}$ ~85 $^{\circ}\text{C}$, VCC=2.7~3.6V, CL=30pf)

| Symbol | Parameter | Min. | Тур. | Max. | Unit. |
|-------------------|---|------|---------|-------------|---------|
| | Serial Clock Frequency For: FAST_READ, PP, SE, BE, | DC | | 120 | N 41 1- |
| fc | DP, RES, WREN, WRDI, WRSR (*1,*2,*4 I/O) | DC. | | 120 | MHz |
| f _R | Serial Clock Frequency For: Read, RDSR, RDID | DC. | | 80 | MHz |
| t _{CLH} | Serial Clock High Time | 3.5 | | | ns |
| tcll | Serial Clock Low Time | 3.5 | | | ns |
| t _{CLCH} | Serial Clock Rise Time (Slew Rate) | 0.2 | | | V/ns |
| tchcl | Serial Clock Fall Time (Slew Rate) | 0.2 | | | V/ns |
| tslch | CS# Active Setup Time | 5 | | | ns |
| t _{CHSH} | CS# Active Hold Time | 5 | | | ns |
| tsнсн | CS# Not Active Setup Time | 5 | | | ns |
| t _{CHSL} | CS# Not Active Hold Time | 5 | | | ns |
| t _{SHSL} | CS# High Time (read/write) | 20 | | | ns |
| tshqz | Output Disable Time | | | 6 | ns |
| t _{CLQX} | Output Hold Time | 0 | | | ns |
| tovch | Data In Setup Time | 2 | | | ns |
| tchdx | Data In Hold Time | 5 | | | ns |
| t _{HLCH} | Hold# Low Setup Time (relative to Clock) | 5 | | | ns |
| tннсн | Hold# High Setup Time (relative to Clock) | 5 | | | ns |
| t _{CHHL} | Hold# High Hold Time (relative to Clock) | 5 | | | ns |
| t _{CHHH} | Hold# Low Hold Time (relative to Clock) | 5 | | | ns |
| tHLQZ | Hold# Low To High-Z Output | | | 6 | ns |
| t _{HHQX} | Hold# Low To Low-Z Output | | | 6 | ns |
| tclqv | Clock Low To Output Valid | | | 6 | ns |
| twhsl | Write Protect Setup Time Before CS# Low | 20 | | | ns |
| t _{SHWL} | Write Protect Hold Time After CS# High | 100 | | | ns |
| t _{DP} | CS# High To Deep Power-Down Mode | | | 0.1 | μs |
| | CS# High To Standby Mode Without Electronic Signature | | | | |
| t _{RES1} | Read | | | 0.1 | μs |
| 4 | CS# High To Standby Mode With Electronic Signature | | | 0.4 | |
| t _{RES2} | Read | | | 0.1 | μs |
| t _{HPM} | CS# High To High Performance Mode | | | 0.2 | us |
| tsus | CS# High To Next Command After Suspend | | | 2 | us |
| tw | Write Status Register Cycle Time | | 10 | 15 | ms |
| t _{PP} | Page Programming Time | | 0.7 | 2.4 | ms |
| tse | Sector Erase Time | | 100 | 300/450 (1) | ms |
| t _{BE} | Block Erase Time(32K/64K) | | 0.3/0.5 | 0.75/1.5 | s |
| tce | Chip Erase Time(GD25Q40B/20B) | | 3/2 | 7.5/5 | s |

Note:

1. Max Value t_{SE} with<30K cycles is 300ms and >30K & <100k cycles is 450ms.

Figure 31. Serial Input Timing




Figure 32. Output Timing






Figure 33. Hold Timing



9. ORDERING INFORMATION





NOTE:


1. Standard bulk shipment is in Tube. Any alternation of packing method (for Tape, Reel and Tray etc.), please advise in advance.


10. PACKAGE INFORMATION

10.1. Package SOP8 150MIL











Dimensions


| Symb | Symbol | | A 1 | A2 | b | С | D | E | E1 | е | L | L1 | θ | α | β |
|------|--------|-------|------------|-------|-------|-------|-------|-------|-------|-------|-------|-------|----|----|-----|
| Unit | | A | | | | | | | | | | | | | |
| | Min | 1.35 | 0.05 | 1.35 | 0.31 | 0.15 | 4.77 | 5.80 | - | - | 0.40 | 0.85 | 0° | 6° | 11° |
| mm | Nom | - | - | - | - | - | 4.90 | 6.00 | 3.90 | 1.27 | - | 1.06 | - | 7° | 12° |
| | Max | 1.75 | 0.25 | 1.55 | 0.51 | 0.25 | 5.03 | 6.20 | - | - | 0.90 | 1.27 | 8° | 8° | 13° |
| | Min | 0.053 | 0.002 | 0.053 | 0.012 | 0.006 | 0.188 | 0.228 | - | - | 0.016 | 0.033 | 0° | 6° | 11° |
| Inch | Nom | - | - | - | 0.016 | - | 0.193 | 0.236 | 0.154 | 0.050 | - | 0.042 | - | 7° | 12° |
| | Max | 0.069 | 0.010 | 0.061 | 0.020 | 0.010 | 0.198 | 0.244 | - | - | 0.035 | 0.050 | 8° | 8° | 13° |

Note:Both package length and width do not include mold flash.

10.2. Package SOP8 208MIL









Dimensions

| Symbol Unit | | Α | A 1 | A2 | b | ပ | D | Е | E1 | е | L | L1 | θ |
|----------------|-----|-------|------------|-------|-------|-------|-------|-------|-------|-------|-------|-------|---|
| | | A | | | | | | | | | | | |
| | Min | | 0.05 | 1.70 | 0.31 | 0.18 | 5.13 | 7.70 | 5.18 | | 0.50 | 1.21 | 0 |
| mm | Nom | | 0.15 | 1.80 | 0.41 | 0.21 | 5.23 | 7.90 | 5.28 | 1.27 | 0.67 | 1.31 | 5 |
| | Max | 2.16 | 0.25 | 1.91 | 0.51 | 0.25 | 5.33 | 8.10 | 5.38 | | 0.85 | 1.41 | 8 |
| | Min | | 0.002 | 0.067 | 0.012 | 0.007 | 0.202 | 0.303 | 0.204 | | 0.020 | 0.048 | 0 |
| Inch | Nom | | 0.006 | 0.071 | 0.016 | 0.008 | 0.206 | 0.311 | 0.208 | 0.050 | 0.026 | 0.052 | 5 |
| | Max | 0.085 | 0.010 | 0.075 | 0.020 | 0.010 | 0.210 | 0.319 | 0.212 | | 0.033 | 0.056 | 8 |

Note: Both package length and width do not include mold flash.

10.3. Package USON8 (3*2mm)






Bottom View


Dimensions

| Symb | Symbol | | A1 | A2 | L | D | D1 | E | E1 | | у | |
|------|--------|-------|-------|-------|----------|-------|-------|-------|-------|-------|-------|-------|
| Unit | | Α | AI | AZ | b | D | וט | E | EI | е | | L |
| | Min | 0.50 | | 0.13 | 0.18 | 2.90 | 0.15 | 1.90 | 1.50 | | 0.00 | 0.30 |
| mm | Nom | 0.55 | | 0.15 | 0.25 | 3.00 | 0.20 | 2.00 | 1.60 | 0.50 | | 0.35 |
| | Max | 0.60 | 0.05 | 0.18 | 0.30 | 3.10 | 0.30 | 2.10 | 1.70 | | 0.05 | 0.45 |
| | Min | 0.020 | | 0.005 | 0.007 | 0.114 | 0.006 | 0.075 | 0.059 | | 0.000 | 0.012 |
| Inch | Nom | 0.022 | | 0.006 | 0.010 | 0.118 | 0.008 | 0.079 | 0.063 | 0.020 | | 0.014 |
| | Max | 0.024 | 0.002 | 0.007 | 0.012 | 0.122 | 0.012 | 0.083 | 0.067 | | 0.002 | 0.018 |

Note:Both package length and width do not include mold flash.

10.4. Package TSSOP8 173MIL





Dimensions

| Syml | Symbol | | | | | | | _ | _, | | _ | | |
|------|--------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|---|
| Unit | | Α | A1 | A2 | b | С | D | E | E1 | е | L | L1 | θ |
| | Min | - | 0.05 | 0.80 | 0.19 | 0.09 | 2.83 | 6.20 | 4.30 | - | 0.45 | 0.85 | 0 |
| mm | Nom | - | 0.10 | 0.92 | 0.24 | 0.14 | 2.96 | 6.40 | 4.40 | 0.65 | 0.60 | 1.00 | 4 |
| | Max | 1.20 | 0.15 | 1.05 | 0.30 | 0.20 | 3.10 | 6.60 | 4.50 | - | 0.75 | 1.15 | 8 |
| | Min | - | 0.002 | 0.031 | 0.007 | 0.003 | 0.111 | 0.244 | 0.169 | - | 0.018 | 0.033 | 0 |
| Inch | Nom | - | 0.004 | 0.036 | 0.010 | 0.006 | 0.116 | 0.252 | 0.173 | 0.026 | 0.024 | 0.039 | 4 |
| | Max | 0.047 | 0.006 | 0.041 | 0.012 | 0.008 | 0.122 | 0.260 | 0.177 | - | 0.030 | 0.045 | 8 |

Note:Both package length and width do not include mold flash.



11. REVISION HISTORY

| Version No | Description | Date |
|------------|--|---------------|
| 1.0 | Initial Release | Mar.13,2012 |
| 1.1 | Added more information in Package SOP8L 150MIL | Apr.06,2012 |
| 1.2 | Update Package Information | Oct 22 2012 |
| 1.2 | Add new package SOP8 208mil | Oct. 22, 2012 |
| 1.3 | Update format | lon 21 2012 |
| 1.3 | Update ORDERING INFORMATION | Jan. 31, 2013 |
| | DC CHARACTERISTICS ICC3 test condition: 90MHz change to 120MHz | |
| 1.4 | DC CHARACTERISTICS ICC3 test condition: Q=Open(*1,*2,*4 I/O) change to | Feb. 25, 2013 |
| | Q=Open(*1 I/O) | |
| 1.5 | Update AC CHARACTERISTICS tSE Max | May.06,2013 |
| 1.6 | Update POWER-ON TIMING Description | Mor 25, 2012 |
| 1.0 | Update Storage Temperature: -55~125 change to -65~150 | Mar.25, 2013 |
| 1.7 | Update Package USON8 (3*2mm) | Jun. 11 ,2015 |
| 1.8 | Update Package TSSOP8 173MIL | Jun.18, 2015 |
| | Update Package SOP8 150MIL | |
| 1.9 | Update Package SOP8 208MIL | July.17,2015 |
| | Update Package TSSOP8 173MIL | |