4Mb Async. FAST SRAM A-die Specification

INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO NETSOL PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE.

NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE,

TO ANY INTELLECTUAL PROPERTY RIGHTS IN NETSOL PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED

ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.

- 1. For updates or additional information about Netsol products, contact your nearest Netsol office.
- 2. Netsol products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

NETSOL

^{*} Netsol reserves the right to change products or specification without notice.

Document Title

256Kx16 & 512Kx8 Bit Asynchronous FAST SRAM

Revision History

Rev. No.	History	Draft Date	Remark
0.0	Initial Draft	Mar. 2013	Preliminary
1.0	Final spec release	Jul. 2013	Final
1.1	Add wide Vcc range support 1.65 ~ 3.6V	Aug. 2013	Final

256Kx16 & 512Kx8 Bit Asynchronous FAST SRAM

Features

- Fast Access Time 8, 10, 15ns(Max)
- CMOS Low Power Dissipation

Standby (TTL) : 10mA (Max.) (CMOS) : 6mA (Max.) Operating : 35mA (8ns, Max.)

> 30mA (10ns, Max.) 25mA (15ns, Max.)

- Single 3.3 ± 0.3 V or 5.0 ± 0.5 V Power Supply
 - S6R40xxV1A : 3.3 \pm 0.3V Power Supply
 - S6R40xxC1A: 5.0 ±0.5V Power Supply
- · Wide range of Power Supply
 - S6R40xxW1A: 1.65V ~ 3.6V Power Supply
- · TTL Compatible Inputs and Outputs
- · Fully Static Operation, No Clock or Refresh required
- · Three State Outputs
- Data Byte Control(x16 Mode)
 LB: I/O0~ I/O7, UB: I/O8~ I/O15
- Standard 44 TSOP2 Package Pin Configuration
- · Operating in Commercial and Industrial Temperature range.

General Description

The S6R4016(V/C/W)1A and S6R4008(V/C/W))1A are a 4,194,304-bit high-speed Static Random Access Memory organized as 256K (512K) words by 16(8) bits. The S6R4016(V/C/W)1A (S6R4008(V/C/W)1A) uses 16(8) common input and output lines and have an output enable pin which operates faster than address access time at read cycle. And S6R4016(V/C/W)1A allows that lower and upper byte access by data byte control($\overline{\text{UB}}$, $\overline{\text{LB}}$). The device is fabricated using advanced CMOS process,6-TR based cell technology and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The S6R4016(V/C/W)1A and S6R4008(V/C/W)1A are packaged in a 400mil 44-pin TSOP(II).


4Mb Asynchronous FAST SRAM Ordering Information

Density			Speed				
	Org.	Vcc (V)	tAA(ns)	tOE(ns)	Part Number	Package	ТЕМР
		5.0	8	4	S6R4016C1A-UC(I)08	44 TSOP2	
		5.0	10	5	S6R4016C1A-UC(I)10	44 TSOP2	
		3.3	8	4	S6R4016V1A-UC(I)08	44 TSOP2	
	256Kx16	3.3	10	5	S6R4016V1A-UC(I)10	44 TSOP2	
		2.5, 3.3	8	4	S6R4016W1A-UC(I)08	44 TSOP2	
		2.5, 3.3	10	5	S6R4016W1A-UC(I)10	44 TSOP2	
4Mb		1.8	15	7	S6R4016W1A-UC(I)15	44 TSOP2	C : Commercial Temperatu
		5.0	8	4	S6R4008C1A-UC(I)08	44 TSOP2	I : Industrial Temperature
		5.0	10	5	S6R4008C1A-UC(I)10	44 TSOP2	
512	E40K0	3.3	8	4	S6R4008V1A-UC(I)08	44 TSOP2	
	512Kx8	3.3	10	5	S6R4008V1A-UC(I)10	44 TSOP2	
		2.5, 3.3	8	4	S6R4008W1A-UC(I)08	44 TSOP2	
		2.5, 3.3	10	5	S6R4008W1A-UC(I)10	44 TSOP2	
		1.8	15	7	S6R4008W1A-UC(I)15	44 TSOP2	


Rev. 1.1 Aug. 2013



Logic Block Diagram - S6R4016(V/C/W)1A (256K x 16)



44 TSOP2 Package Pin Configurations(Top View) - S6R4016(V/C/W)1A (256K x 16)




Pin Function

Pin Name	Pin Function
A0 - A17	Address Inputs
WE	Write Enable
CS	Chip Select
ŌE	Output Enable
LB	Lower-byte Control(I/Oo~I/O7)
UB	Upper-byte Control(I/O8~I/O15)
I/O0 ~ I/O15	Data Inputs/Outputs
Vcc	Power
Vss	Ground
N.C	No Connection


Rev. 1.1 Aug. 2013



Logic Block Diagram - S6R4008(V/C/W)1A (512K x 8)



44 TSOP2 Package Pin Configurations(Top View) - S6R4008(V/C/W)1A (512K x 8)



Pin Function

Pin Name	Pin Function
A0 - A18	Address Inputs
WE	Write Enable
CS	Chip Select
ŌĒ	Output Enable
I/O0 ~ I/O7	Data Inputs/Outputs
Vcc	Power
Vss	Ground
N.C	No Connection

Rev. 1.1 Aug. 2013



Absolute Maximum Ratings*

Pa	arameter	Symbol	Rating	Unit
Voltage on Any Pin	3.3V Product			
Relative to VSS	5.0V Product	Vin, Vout	-0.5 to Vcc+0.5V	V
Voltage on Vcc Supply	Wide Vcc** Product			
Voltage on Vcc Supply Relative to VSS	3.3V Product		-0.5 to 4.6	
	5.0V Product	Vin, Vout	-0.5 to 7.0	V
	Wide Vcc** Product		-0.5 to 4.6	
Power Dissipation		PD	1.0	W
Storage Temperature	Storage Temperature		-65 to 150	°C
Operating Temperature	Commercial	TA	0 to 70	°C
	Industrial	TA	-40 to 85	°C

^{*} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended DC Operating Conditions* (TA=0 to 70°C)

Parameter	Operating Vcc(V)	Symbol	Min	Тур	Max	Unit	
	5.0	Vcc	4.5	5.0	5.5		
Supply Voltage	3.3	Vcc	3.0	3.3	3.6	V	
cuppi, remage	Wide 2.4 ~ 3.6	Vcc	2.4	2.5/3.3	3.6		
	Wide 1.65 ~ 2.2	Vcc	1.65	1.8	2.2		
Ground		Vss	0	0	0	V	
	5.0	VIH	2.2	-	Vcc+0.5		
Input High Voltage	3.3	VIH	2.0	-	Vcc+0.5	V	
p.a.r.n.g.r	Wide 2.4 ~ 3.6	ViH	2.0	-	Vcc+0.3		
	Wide 1.65 ~ 2.2	VIH	1.4	-	Vcc+0.2		
	5.0	VIL	-0.3	-	0.8		
Input Low Voltage	3.3	VIL	-0.3	-	0.8	V	
	Wide 2.4 ~ 3.6	VIL	-0.3	-	0.7		
	Wide 1.65 ~ 2.2	VIL	-0.2	-	0.4		

^{*} The above parameters are also guaranteed for industrial temperature range.

^{**} Wide Vcc Range is 1.65V ~ 3.6V

DC and Operating Characteristics*(TA=0 to 70°C)

Parameter	Symbol	Test Conditions	s		Min	Max	Unit
Input Leakage Current	ILI	Vin=Vss to Vcc	-2	2	μΑ		
Output Leakage Current	llo	CS=VIH or OE=VIH or WE=VIL VOUT=Vss to Vcc	Vout=Vss to Vcc				
Operating Current**	ICC	Min. Cycle, 100% Duty	8ns		-	35	mA
		CS=VIL, VIN=VIH or VIL, IOUT=0mA	Com.	10ns	-	30	
				15ns		25	
				8ns	-	35	
			Ind.	10ns	-	30	
		15ns		25			
Standby Current	Isb	Min. Cycle, CS=Vін			-	10	mA
	ISB1	f=0MHz, CS ≥Vcc-0.2V, Vın≥Vcc-0.2V or Vın≤0.2V			-	6	
Output Low Voltage Level	Vol	Vcc=4.5V, IoL=8mA, 5.0V Product	/cc=4.5V, IoL=8mA, 5.0V Product				V
		Vcc=3.0V, IoL=8mA, 3.3V Product & W	Vide Vcc** F	Product	-	0.4	
		Vcc=2.4V, IoL=1mA, Wide Vcc** Product				0.4	
		Vcc=1.65V, IoL=1mA, Wide Vcc** Prod	cc=1.65V, IoL=1mA, Wide Vcc** Product			0.2	
Output High Voltage Level	Vон	Vcc=4.5V, IoH=-4mA, 5.0V Product			2.4	-	V
		Vcc=3.0V, Iон=-4mA, 3.3V Product & Wide Vcc** Product				-	
		Vcc=2.4V, IoH=-1mA, Wide Vcc** Product				-	
		Vcc=1.65V, IoH=-1mA, Wide Vcc** Product				-	

^{*} The above parameters are also guaranteed for industrial temperature range.

Capacitance*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	TYP	Max	Unit
Input/Output Capacitance	CI/O	VI/O=0V	-	8	pF
Input Capacitance	Cin	V _{IN} =0V	•	6	pF

^{*} Capacitance is sampled and not 100% tested.




^{**} Wide Vcc Range is $1.65V \sim 3.6V$

Test Conditions*

Parameter	Value
	0 to 3.0V (Vcc=3.3V or 5.0V)
Input Pulse Level	0 to 2.5V (Vcc=2.5V)
	0 to 1.8V (Vcc=1.8V)
Input Rise and Fall Time	1V/1ns
ut Pulse Level ut Rise and Fall Time ut and Output Timing Reference Levels	1.5V (Vcc=3.3V or 5.0V)
anparana carpar nining not close 20000	1/2Vcc (Vcc= 1.8V or 2.5V)
Output Load	See Fig. 1


^{*} The above parameters are also guaranteed at industrial temperature range.



^{*} Including Scope and Jig Capacitance

Fig. 1

Overshoot Timing



Undershoot Timing




Fig. 2

Functional Description (x8 Mode)

			•		
cs	WE	OE	Mode	I/O Pin	Supply Current
Н	Х	X*	Not Select	High-Z	ISB, ISB1
L	Н	Н	Output Disable	High-Z	lcc
L	Н	L	Read	D ouт	lcc
L	L	Х	Write	Din	Icc

^{*} X means Don't Care.

Rev. 1.1 Aug. 2013



Functional Description (x16 Mode)

cs	WE	ŌE	HB**	UB**	Mode	I/O Pin		Supply Current
						I/O0~I/O7	I/O8~I/O15	
Н	X	X*	Х	Х	Not Select	High-Z	High-Z	ISB, ISB1
L	Н	Н	Х	Х	Output Disable	High-Z	High-Z	Icc
L	Х	Х	Н	Н				
			L	Н		Dout	High-Z	
L	Н	L	Ι	L	Read	High-Z	Dout	Icc
			L	L		Dout	Dout	
			L	Н		Din	High-Z	
L	L	X	Η	L	Write	High-Z	Din	Icc
			L	L		DIN	Din	

^{*} X means Don't Care.


Data Retention Characteristics* (TA=0 to 70°C)

Parameter	Product	Operating Vcc(V)	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Vcc for	5.0V Product	5.0		CS ≥Vcc - 0.2V	2.0	ı	5.5	
Data Retention	3.3V Product	3.3	VDR		2.0	-	3.6	V
	Wide 2.4V ~ 3.6V	2.5/3.3	VDR		2.0	-	3.6	V
	Wide 1.65V ~ 2.2V	1.8			1.5	-	3.6	
	5.0V Product	5.0		Vcc=2.0V CS≥Vcc - 0.2V VIN≥Vcc - 0.2V or VIN≤0.2V	-	-	5	
Data Retention Current	3.3V Product	3.3			-	-	5	
Current	Wide 2.4V ~ 3.6V	2.5/3.3	IDR		-	-	6	mA
	Wide 1.65V ~ 2.2V	1.8		Vcc=1.5V CS≥Vcc - 0.2V Vin≥Vcc - 0.2V or Vin≤0.2V	-	-	6	
Data Retention	Set-Up Time		tsdr	See Data Retention	0	-	-	ns
Recovery Time			trdr	Wave form(below)	5	-	-	ms

^{*} The above parameters are also guaranteed at industrial temperature range.

Data Retention Wave Form

CS controlled



Rev. 1.1 Aug. 2013

NETSOL

Read Cycle*

Parameter	Symbol	8ns		10ns		15ns		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	trc	8	-	10	-	15	-	ns
Address Access Time	tAA	-	8	-	10	-	15	ns
Chip Select to Output	tco	•	8	-	10	-	15	ns
Output Enable to Valid Output	toe	-	4	-	5	-	7	ns
UB, LB Access Time **	tва	-	4	-	5	-	7	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	toLZ	0		0	-	0	-	ns
UB, LB Enable to Low-Z Output **	tBLZ	0		0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	4	0	5	0	7	ns
Output Disable to High-Z Output	tonz	0	4	0	5	0	7	ns
UB, LB Disable to High-Z Output **	tвнz	0	4	0	5	0	7	ns
Output Hold from Address Change	tон	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	tpu	0	-	0	-	0	-	ns
Chip Selection to Power DownTime	tpD	-	8	-	10	-	15	ns

^{*} The above parameters are also guaranteed for industrial temperature range.


Write Cycle*

Parameter	Symbol	8ns		10ns		15ns		Unit
		Min	Max	Min	Max	Min	Max	2,110
Write Cycle Time	twc	8	-	10	-	15	-	ns
Chip Select to End of Write	tcw	6	-	7	-	12	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	6	-	7	-	12	-	ns
Write Pulse Width(OE High)	twp	6	-	7	-	12	-	ns
Write Pulse Width(OE Low)	twP1	8	-	10	-	15	-	ns
UB, LB Valid to End of Write **	tвw	6	-	7	-	12	-	ns
Write Recovery Time	twr	0	-	0	-	0	-	ns
Write to Output High-Z	twnz	0	4	0	5	0	7	ns
Data to Write Time Overlap	tow	4	-	5	-	8	-	ns
Data Hold from Write Time	tрн	0	-	0	-	0	-	ns
End of Write to Output Low-Z	tow	3	-	3	-	3	-	ns

^{*} The above parameters are also guaranteed for industrial temperature range.


Timing Diagrams

Timing Waveform Of Read Cycle(1) (Address Controlled, $\overline{CS} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$, \overline{UB} , $\overline{LB} = V_{IL} **$)



^{**} Those parameters are applied for x16 mode only.

Timing Waveform Of Read Cycle(2) (WE=VIH)




NOTES(Read Cycle)

- 1. $\overline{\text{WE}}$ is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHz and toHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VoH or VoL levels.
- 4. At any given temperature and voltage condition, tHz(Max.) is less than tLz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with CS=VIL.
- 7. Address valid prior to coincident with $\overline{\text{CS}}$ transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.




^{**} Those parameters are applied for x16 mode only.

Timing Waveform Of Write Cycle(1) (OE Clock)



^{**} Those parameters are applied for x16 mode only.


Timing Waveform Of Write Cycle(2) (OE=Low fixed)



^{**} Those parameters are applied for x16 mode only.




Timing Waveform Of Write Cycle(3) (CS=Controlled)



^{**} Those parameters are applied for x16 mode only.

Timing Waveform Of Write Cycle(4) (UB, LB Controlled)



NOTES(Write Cycle)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- 2. A write occurs during the overlap of a low CS, WE, LB and UB. A write begins at the latest transition CS going low and WE going low; A write ends at the earliest transition $\overline{\text{CS}}$ going high or $\overline{\text{WE}}$ going high. two is measured from the beginning of write to the end of write.
- 3. tcw is measured from the later of $\overline{\text{CS}}$ going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. tw<u>R is measured fr</u>om the end of write to the address change. twR applied in case a write ends as CS or WE going high.
- 6. If $\overline{\text{OE}}$, $\overline{\text{CS}}$ and $\overline{\text{WE}}$ are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not . be applied because bus contention can occur.

 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If $\overline{\text{CS}}$ goes low simultaneously with $\overline{\text{WE}}$ going or after $\overline{\text{WE}}$ going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When $\overline{\text{CS}}$ is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

- 13 -



^{**} Those parameters are applied for x16 mode only.

Package Dimensions

