

4Mb Async. FAST SRAM A-die Specification

**INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO NETSOL PRODUCTS,
AND IS SUBJECT TO CHANGE WITHOUT NOTICE.**

**NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE,
EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE,**

**TO ANY INTELLECTUAL PROPERTY RIGHTS IN NETSOL PRODUCTS OR TECHNOLOGY.
ALL INFORMATION IN THIS DOCUMENT IS PROVIDED**

ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.

1. For updates or additional information about Netsol products, contact your nearest Netsol office.
2. Netsol products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

* Netsol reserves the right to change products or specification without notice.

**S6R4016V1A, S6R4016C1A, S6R4016W1A
S6R4008V1A, S6R4008C1A, S6R4008W1A**

4M Async FAST SRAM

Document Title

256Kx16 & 512Kx8 Bit Asynchronous FAST SRAM

Revision History

Rev. No.	History	Draft Date	Remark
0.0	Initial Draft	Mar. 2013	Preliminary
1.0	Final spec release	Jul. 2013	Final
1.1	Add wide Vcc range support 1.65 ~ 3.6V	Aug. 2013	Final

Rev. 1.1 Aug. 2013

- 2 -

Ramsun International Limited
英尚国际有限公司

Http://www.sramsun.com E-mail: sales@sramsun.com



北京: 010-5716 9760 上海: 021-6678 7052 深圳: 0755-6111 9155 苏州: 0512-6631 5215

S6R4016V1A, S6R4016C1A, S6R4016W1A S6R4008V1A, S6R4008C1A, S6R4008W1A

4M Async FAST SRAM

256Kx16 & 512Kx8 Bit Asynchronous FAST SRAM

Features

- Fast Access Time 8, 10, 15ns(Max)
- CMOS Low Power Dissipation
Standby (TTL) : 10mA (Max.)
(CMOS) : 6mA (Max.)
Operating : 35mA (8ns, Max.)
30mA (10ns, Max.)
25mA (15ns, Max.)
- Single 3.3±0.3V or 5.0±0.5V Power Supply
- S6R40xxV1A : 3.3 ±0.3V Power Supply
- S6R40xxC1A : 5.0 ±0.5V Power Supply
- Wide range of Power Supply
- S6R40xxW1A : 1.65V ~ 3.6V Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation, No Clock or Refresh required
- Three State Outputs
- Data Byte Control(x16 Mode)
LB : I/O0~ I/O7, UB : I/O8~ I/O15
- Standard 44 TSOP2 Package Pin Configuration
- Operating in Commercial and Industrial Temperature range.

General Description

The S6R4016(V/C/W)1A and S6R4008(V/C/W)1A are a 4,194,304-bit high-speed Static Random Access Memory organized as 256K (512K) words by 16(8) bits. The S6R4016(V/C/W)1A (S6R4008(V/C/W)1A) uses 16(8) common input and output lines and have an output enable pin which operates faster than address access time at read cycle. And S6R4016(V/C/W)1A allows that lower and upper byte access by data byte control(\overline{UB} , \overline{LB}). The device is fabricated using advanced CMOS process, 6-TR based cell technology and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The S6R4016(V/C/W)1A and S6R4008(V/C/W)1A are packaged in a 400mil 44-pin TSOP(II).


4Mb Asynchronous FAST SRAM Ordering Information

Density	Org.	Vcc (V)	Speed		Part Number	Package	TEMP
			tAA(ns)	tOE(ns)			
4Mb	256Kx16	5.0	8	4	S6R4016C1A-UC(I)08	44 TSOP2	C : Commercial Temperature I : Industrial Temperature
		5.0	10	5	S6R4016C1A-UC(I)10	44 TSOP2	
		3.3	8	4	S6R4016V1A-UC(I)08	44 TSOP2	
		3.3	10	5	S6R4016V1A-UC(I)10	44 TSOP2	
		2.5, 3.3	8	4	S6R4016W1A-UC(I)08	44 TSOP2	
		2.5, 3.3	10	5	S6R4016W1A-UC(I)10	44 TSOP2	
		1.8	15	7	S6R4016W1A-UC(I)15	44 TSOP2	
	512Kx8	5.0	8	4	S6R4008C1A-UC(I)08	44 TSOP2	
		5.0	10	5	S6R4008C1A-UC(I)10	44 TSOP2	
		3.3	8	4	S6R4008V1A-UC(I)08	44 TSOP2	
		3.3	10	5	S6R4008V1A-UC(I)10	44 TSOP2	
		2.5, 3.3	8	4	S6R4008W1A-UC(I)08	44 TSOP2	
		2.5, 3.3	10	5	S6R4008W1A-UC(I)10	44 TSOP2	
		1.8	15	7	S6R4008W1A-UC(I)15	44 TSOP2	


**S6R4016V1A, S6R4016C1A, S6R4016W1A
S6R4008V1A, S6R4008C1A, S6R4008W1A**

4M Async FAST SRAM

Logic Block Diagram - S6R4016(V/C/W)1A (256K x 16)



44 TSOP2 Package Pin Configurations(Top View) - S6R4016(V/C/W)1A (256K x 16)




Pin Function

Pin Name	Pin Function
A0 - A17	Address Inputs
\overline{WE}	Write Enable
\overline{CS}	Chip Select
\overline{OE}	Output Enable
\overline{LB}	Lower-byte Control(I/O0~I/O7)
\overline{UB}	Upper-byte Control(I/O8~I/O15)
I/O0 ~ I/O15	Data Inputs/Outputs
Vcc	Power
Vss	Ground
N.C	No Connection


**S6R4016V1A, S6R4016C1A, S6R4016W1A
S6R4008V1A, S6R4008C1A, S6R4008W1A**

4M Async FAST SRAM

Logic Block Diagram - S6R4008(V/C/W)1A (512K x 8)



44 TSOP2 Package Pin Configurations(Top View) - S6R4008(V/C/W)1A (512K x 8)



Pin Function

Pin Name	Pin Function
A0 - A18	Address Inputs
\overline{WE}	Write Enable
\overline{CS}	Chip Select
\overline{OE}	Output Enable
I/O0 ~ I/O7	Data Inputs/Outputs
Vcc	Power
Vss	Ground
N.C	No Connection

**S6R4016V1A, S6R4016C1A, S6R4016W1A
S6R4008V1A, S6R4008C1A, S6R4008W1A**

4M Async FAST SRAM

Absolute Maximum Ratings*

Parameter		Symbol	Rating	Unit
Voltage on Any Pin Relative to VSS	3.3V Product	V _{IN} , V _{OUT}	-0.5 to V _{CC} +0.5V	V
	5.0V Product			
	Wide V _{CC} ** Product			
Voltage on V _{CC} Supply Relative to VSS	3.3V Product	V _{IN} , V _{OUT}	-0.5 to 4.6	V
	5.0V Product		-0.5 to 7.0	
	Wide V _{CC} ** Product		-0.5 to 4.6	
Power Dissipation		P _D	1.0	W
Storage Temperature		T _{STG}	-65 to 150	°C
Operating Temperature	Commercial	T _A	0 to 70	°C
	Industrial	T _A	-40 to 85	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

** Wide V_{CC} Range is 1.65V ~ 3.6V

Recommended DC Operating Conditions* (T_A=0 to 70°C)

Parameter	Operating V _{CC} (V)	Symbol	Min	Typ	Max	Unit
Supply Voltage	5.0	V _{CC}	4.5	5.0	5.5	V
	3.3	V _{CC}	3.0	3.3	3.6	
	Wide 2.4 ~ 3.6	V _{CC}	2.4	2.5/3.3	3.6	
	Wide 1.65 ~ 2.2	V _{CC}	1.65	1.8	2.2	
Ground		V _{SS}	0	0	0	V
Input High Voltage	5.0	V _{IH}	2.2	-	V _{CC} +0.5	V
	3.3	V _{IH}	2.0	-	V _{CC} +0.5	
	Wide 2.4 ~ 3.6	V _{IH}	2.0	-	V _{CC} +0.3	
	Wide 1.65 ~ 2.2	V _{IH}	1.4	-	V _{CC} +0.2	
Input Low Voltage	5.0	V _{IL}	-0.3	-	0.8	V
	3.3	V _{IL}	-0.3	-	0.8	
	Wide 2.4 ~ 3.6	V _{IL}	-0.3	-	0.7	
	Wide 1.65 ~ 2.2	V _{IL}	-0.2	-	0.4	

* The above parameters are also guaranteed for industrial temperature range.

**S6R4016V1A, S6R4016C1A, S6R4016W1A
S6R4008V1A, S6R4008C1A, S6R4008W1A**

4M Async FAST SRAM

DC and Operating Characteristics*($T_A=0$ to 70°C)

Parameter	Symbol	Test Conditions	Min	Max	Unit		
Input Leakage Current	I_{LI}	$V_{IN}=V_{SS}$ to V_{CC}	-2	2	μA		
Output Leakage Current	I_{LO}	$\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$ $V_{OUT}=V_{SS}$ to V_{CC}	-2	2	μA		
Operating Current**	ICC	Min. Cycle, 100% Duty $CS=V_{IL}$, $V_{IN}=V_{IH}$ or V_{IL} , $I_{OUT}=0\text{mA}$	Com.	8ns	-	35	mA
				10ns	-	30	
			Ind.	15ns	-	25	
				8ns	-	35	
				10ns	-	30	
			15ns	-	25		
Standby Current	ISB	Min. Cycle, $\overline{CS}=V_{IH}$	-	10	mA		
	ISB1	$f=0\text{MHz}$, $\overline{CS}\geq V_{CC}-0.2\text{V}$, $V_{IN}\geq V_{CC}-0.2\text{V}$ or $V_{IN}\leq 0.2\text{V}$	-	6			
Output Low Voltage Level	VOL	$V_{CC}=4.5\text{V}$, $I_{OL}=8\text{mA}$, 5.0V Product	-	0.4	V		
		$V_{CC}=3.0\text{V}$, $I_{OL}=8\text{mA}$, 3.3V Product & Wide Vcc** Product	-	0.4			
		$V_{CC}=2.4\text{V}$, $I_{OL}=1\text{mA}$, Wide Vcc** Product	-	0.4			
		$V_{CC}=1.65\text{V}$, $I_{OL}=1\text{mA}$, Wide Vcc** Product	-	0.2			
Output High Voltage Level	VOH	$V_{CC}=4.5\text{V}$, $I_{OH}=-4\text{mA}$, 5.0V Product	2.4	-	V		
		$V_{CC}=3.0\text{V}$, $I_{OH}=-4\text{mA}$, 3.3V Product & Wide Vcc** Product	2.4	-			
		$V_{CC}=2.4\text{V}$, $I_{OH}=-1\text{mA}$, Wide Vcc** Product	1.8	-			
		$V_{CC}=1.65\text{V}$, $I_{OH}=-1\text{mA}$, Wide Vcc** Product	1.4	-			

* The above parameters are also guaranteed for industrial temperature range.

** Wide Vcc Range is 1.65V ~ 3.6V

Capacitance*($T_A=25^{\circ}\text{C}$, $f=1.0\text{MHz}$)

Item	Symbol	Test Conditions	TYP	Max	Unit
Input/Output Capacitance	$C_{I/O}$	$V_{I/O}=0\text{V}$	-	8	pF
Input Capacitance	C_{IN}	$V_{IN}=0\text{V}$	-	6	pF

* Capacitance is sampled and not 100% tested.


S6R4016V1A, S6R4016C1A, S6R4016W1A S6R4008V1A, S6R4008C1A, S6R4008W1A

4M Async FAST SRAM

Test Conditions*

Parameter	Value
Input Pulse Level	0 to 3.0V (Vcc=3.3V or 5.0V)
	0 to 2.5V (Vcc=2.5V)
	0 to 1.8V (Vcc=1.8V)
Input Rise and Fall Time	1V/1ns
Input and Output Timing Reference Levels	1.5V (Vcc=3.3V or 5.0V)
	1/2Vcc (Vcc= 1.8V or 2.5V)
Output Load	See Fig. 1


* The above parameters are also guaranteed at industrial temperature range.



* Including Scope and Jig Capacitance

Fig. 1

Overshoot Timing



Undershoot Timing




Fig. 2

Functional Description (x8 Mode)

\overline{CS}	\overline{WE}	\overline{OE}	Mode	I/O Pin	Supply Current
H	X	X*	Not Select	High-Z	I_{SB}, I_{SB1}
L	H	H	Output Disable	High-Z	I_{CC}
L	H	L	Read	DOUT	I_{CC}
L	L	X	Write	DIN	I_{CC}

* X means Don't Care.

S6R4016V1A, S6R4016C1A, S6R4016W1A S6R4008V1A, S6R4008C1A, S6R4008W1A

4M Async FAST SRAM

Functional Description (x16 Mode)

\overline{CS}	\overline{WE}	\overline{OE}	\overline{LB}^{**}	\overline{UB}^{**}	Mode	I/O Pin		Supply Current
						I/O _{0~I/O7}	I/O _{8~I/O15}	
H	X	X*	X	X	Not Select	High-Z	High-Z	I _{SB} , I _{SB1}
L	H	H	X	X	Output Disable	High-Z	High-Z	I _{CC}
L	X	X	H	H	Read	DOUT	High-Z	I _{CC}
L	H	L	L	H		High-Z	DOUT	
			L	L		DOUT	DOUT	
L	L	X	L	H	Write	DIN	High-Z	I _{CC}
			H	L		High-Z	DIN	
			L	L		DIN	DIN	


* X means Don't Care.

Data Retention Characteristics* (T_A=0 to 70°C)

Parameter	Product	Operating V _{CC} (V)	Symbol	Test Condition	Min.	Typ.	Max.	Unit
V _{CC} for Data Retention	5.0V Product	5.0	VDR	$\overline{CS} \geq V_{CC} - 0.2V$	2.0	-	5.5	V
	3.3V Product	3.3			2.0	-	3.6	
	Wide 2.4V ~ 3.6V	2.5/3.3			2.0	-	3.6	
	Wide 1.65V ~ 2.2V	1.8			1.5	-	3.6	
Data Retention Current	5.0V Product	5.0	IDR	V _{CC} =2.0V $\overline{CS} \geq V_{CC} - 0.2V$ V _{IN} ≥ V _{CC} - 0.2V or V _{IN} ≤ 0.2V	-	-	5	mA
	3.3V Product	3.3			-	-	5	
	Wide 2.4V ~ 3.6V	2.5/3.3			-	-	6	
	Wide 1.65V ~ 2.2V	1.8		V _{CC} =1.5V $\overline{CS} \geq V_{CC} - 0.2V$ V _{IN} ≥ V _{CC} - 0.2V or V _{IN} ≤ 0.2V	-	-	6	
Data Retention Set-Up Time			t _{SDR}	See Data Retention	0	-	-	ns
Recovery Time			t _{RDR}	Wave form(below)	5	-	-	ms

* The above parameters are also guaranteed at industrial temperature range.

Data Retention Wave Form



Rev. 1.1 Aug. 2013

- 9 -



Ramsun International Limited
英尚国际有限公司

Http://www.sramsun.com E-mail: sales@sramsun.com

北京: 010-5716 9760 上海: 021-6678 7052 深圳: 0755-6111 9155 苏州: 0512-6631 5215

**S6R4016V1A, S6R4016C1A, S6R4016W1A
S6R4008V1A, S6R4008C1A, S6R4008W1A**

4M Async FAST SRAM

Read Cycle*

Parameter	Symbol	8ns		10ns		15ns		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	8	-	10	-	15	-	ns
Address Access Time	t _{AA}	-	8	-	10	-	15	ns
Chip Select to Output	t _{CO}	-	8	-	10	-	15	ns
Output Enable to Valid Output	t _{OE}	-	4	-	5	-	7	ns
\overline{UB} , \overline{LB} Access Time **	t _{BA}	-	4	-	5	-	7	ns
Chip Enable to Low-Z Output	t _{LZ}	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	t _{OLZ}	0	-	0	-	0	-	ns
\overline{UB} , \overline{LB} Enable to Low-Z Output **	t _{BLZ}	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	t _{HZ}	0	4	0	5	0	7	ns
Output Disable to High-Z Output	t _{OHZ}	0	4	0	5	0	7	ns
\overline{UB} , \overline{LB} Disable to High-Z Output **	t _{BHZ}	0	4	0	5	0	7	ns
Output Hold from Address Change	t _{OH}	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	t _{PU}	0	-	0	-	0	-	ns
Chip Selection to Power Down Time	t _{PD}	-	8	-	10	-	15	ns

* The above parameters are also guaranteed for industrial temperature range.


Write Cycle*

Parameter	Symbol	8ns		10ns		15ns		Unit
		Min	Max	Min	Max	Min	Max	
Write Cycle Time	t _{WC}	8	-	10	-	15	-	ns
Chip Select to End of Write	t _{CW}	6	-	7	-	12	-	ns
Address Set-up Time	t _{AS}	0	-	0	-	0	-	ns
Address Valid to End of Write	t _{AW}	6	-	7	-	12	-	ns
Write Pulse Width(\overline{OE} High)	t _{WP}	6	-	7	-	12	-	ns
Write Pulse Width(\overline{OE} Low)	t _{WP1}	8	-	10	-	15	-	ns
\overline{UB} , \overline{LB} Valid to End of Write **	t _{BW}	6	-	7	-	12	-	ns
Write Recovery Time	t _{WR}	0	-	0	-	0	-	ns
Write to Output High-Z	t _{WHZ}	0	4	0	5	0	7	ns
Data to Write Time Overlap	t _{DW}	4	-	5	-	8	-	ns
Data Hold from Write Time	t _{DH}	0	-	0	-	0	-	ns
End of Write to Output Low-Z	t _{OW}	3	-	3	-	3	-	ns

* The above parameters are also guaranteed for industrial temperature range.


Timing Diagrams

Timing Waveform Of Read Cycle(1) (Address Controlled, $\overline{CS}=\overline{OE}=V_{IL}$, $\overline{WE}=V_{IH}$, $\overline{UB}, \overline{LB}=V_{IL}$ **)



** Those parameters are applied for x16 mode only.

Timing Waveform Of Read Cycle(2) ($\overline{WE}=V_{IH}$)




NOTES(Read Cycle)

1. \overline{WE} is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. t_{Hz} and t_{OH} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, t_{Hz}(Max.) is less than t_{Lz}(Min.) both for a given device and from device to device.
5. Transition is measured $\pm 200mV$ from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS}=V_{IL}$.
7. Address valid prior to coincident with \overline{CS} transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.


** Those parameters are applied for x16 mode only.

Timing Waveform Of Write Cycle(1) (\overline{OE} Clock)




** Those parameters are applied for x16 mode only.

Timing Waveform Of Write Cycle(2) (\overline{OE} =Low fixed)




** Those parameters are applied for x16 mode only.

Timing Waveform Of Write Cycle(3) (\overline{CS} =Controlled)



** Those parameters are applied for x16 mode only.

Timing Waveform Of Write Cycle(4) (\overline{UB} , \overline{LB} Controlled)



NOTES(Write Cycle)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low \overline{CS} , \overline{WE} , \overline{LB} and \overline{UB} . A write begins at the latest transition \overline{CS} going low and \overline{WE} going low ; A write ends at the earliest transition \overline{CS} going high or \overline{WE} going high. tWP is measured from the beginning of write to the end of write.
3. tCW is measured from the later of \overline{CS} going low to end of write.
4. tAS is measured from the address valid to the beginning of write.
5. tWR is measured from the end of write to the address change. tWR applied in case a write ends as \overline{CS} or \overline{WE} going high.
6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If \overline{CS} goes low simultaneously with \overline{WE} going or after \overline{WE} going low, the outputs remain high impedance state.
9. Dout is the read data of the new address.
10. When \overline{CS} is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

** Those parameters are applied for x16 mode only.

Package Dimensions

44-TSOP2-400BF

