

9Mb NTSRAM Sync-Pipelined Burst Specification

INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO NETSOL PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE.

NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE,

TO ANY INTELLECTUAL PROPERTY RIGHTS IN NETSOL PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED

ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.

1. For updates or additional information about Netsol products, contact your nearest Netsol office.
2. Netsol products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

* Netsol reserves the right to change products or specification without notice.

S7N803631M
S7N801831M

256Kx36 & 512Kx18 NTSRAM Sync-Pipelined Burst

Document Title

256Kx36 & 512Kx18 Bit NTSRAM Synchronous Pipelined Burst

Revision History

Rev. No.	History	Draft Date	Remark
0.0	Initial Draft	Aug. 2011	Preliminary
1.0	1. Final Spec Release 2. Insert ICC Parameters	Nov. 2011	Final

Rev. 1.0 Nov. 2011

Ramsun International Limited
英尚国际有限公司

- 2 -



S7N803631M S7N801831M

256Kx36 & 512Kx18 NTSRAM Sync-Pipelined Burst

256Kx36 & 512Kx18 Bit NTSRAM Synchronous Pipelined Burst

Features

- Fully registered inputs and outputs for pipelined operation
- $V_{DD} = 2.5V(2.3V \sim 2.7V)$ or $3.3V(3.1V \sim 3.5V)$ Power Supply
- $V_{DDQ} = 2.3V \sim 2.7V$ I/O Power Supply ($V_{DD} = 2.5V$) or $2.3V \sim 3.5V$ I/O Power Supply ($V_{DD} = 3.3V$)
- Byte Writable Function
- Enable clock and suspend operation
- Single Read/Write control pin
- Asynchronous output enable control
- Self-timed Write control
- Three Chip Enable for simple depth expansion with no data contention
- An interleaved burst or a linear burst mode
- Power Down mode
- Operating in commercial and industrial temperature range
- 100-TQFP-1420A (Lead free package)

General Description

The S7N803631M and S7N801831M are 9,437,184-bits Synchronous Static SRAMs. The NTSRAM, or Non-Turnaround Static Random Access Memory utilizes all the bandwidth in any combination of operating cycles. Address, data inputs, and all control signals except output enable and linear burst order are synchronized to input clock.

Burst order control must be tied "High or Low". Asynchronous inputs include the sleep mode enable(ZZ). Output Enable controls the outputs at any given time. Write cycles are internally self-timed and initiated by the rising edge of the clock input. This feature eliminates complex off-chip write pulse generation and provides increased timing flexibility for incoming signals.

For read cycles, pipelined SRAM output data is temporarily stored by an edge triggered output register and then released to the output buffers at the next rising edge of clock.

The S7N803631M and S7N801831M are implemented with high performance CMOS technology and is available in 100pin TQFP package. Multiple power and ground pins minimize ground bounce.

Key Parameters

Parameter	Symbol	-25	-16	Unit
Cycle Time	tCYC	4.0	6.0	ns
Clock Access Time	tCD	2.6	3.5	ns
Output Enable Access Time	tOE	2.6	3.5	ns
Operating Current	I _{CC}	160	120	mA
Standby Current	I _{SB2}	30	30	mA

8Mb NTSRAM Pipelined Ordering Information

Org.	VDD (V)	Speed (ns)	Access Time (ns)	Part Number	RoHS Avail.
512Kx18	3.3/2.5	4.0	2.6	S7N801831M-PC(I)25	0
	3.3/2.5	6.0	3.5	S7N801831M-PC(I)16	0
256Kx36	3.3/2.5	4.0	2.6	S7N803631M-PC(I)25	0
	3.3/2.5	6.0	3.5	S7N803631M-PC(I)16	0

Note 1. P [Package type] : P - Pb Free

2. C(I) [Operating Temperature] : C-Commercial, I-Industrial

Rev. 1.0 Nov. 2011

Ramsun International Limited
英尚国际有限公司

- 3 -




北京:010-5716 9760 上海:021-6678 7052 深圳:0755-6111 9155 苏州:0512-6631 5215
Http://www.sramsun.com E-mail: sales@sramsun.com


S7N803631M
S7N801831M

256Kx36 & 512Kx18 NTSRAM Sync-Pipelined Burst

Logic Block Diagram - S7N803631M (256K x 36)



Logic Block Diagram - S7N801831M (512K x 18)



Rev. 1.0 Nov. 2011

- 4 -


Ramsun International Limited
 英尚国际有限公司



S7N803631M
S7N801831M

256Kx36 & 512Kx18 NTSRAM Sync-Pipelined Burst

100 TQFP Package Pin Configurations(Top View)



Pin Name

Symbol	Pin Name	TQFP Pin NO.	Symbol	Pin Name	TQFP Pin NO.
A	Address Inputs	32,33,34,35,44,45,46 47,48,49,50,81,82,83 99,100	VDD	Power Supply (2.5V~3.3V)	15,41,65,91
A0,A1	Burst Address Inputs	37,36	VSS	Ground	17,40,67,90
ADV	Address Advance/Load	85	N.C.	No Connect	14,16,38,39,42,43,66,84
WE	Read/Write Control Input	88	DQa	Data Inputs/Outputs	52,53,56,57,58,59,62,63
CLK	Clock	89	DQb	Data Inputs/Outputs	68,69,72,73,74,75,78,79
CKE	Clock Enable	87	DQc	Data Inputs/Outputs	2,3,6,7,8,9,12,13
CS1	Chip Select	98	DQd	Data Inputs/Outputs	18,19,22,23,24,25,28,29
CS2	Chip Select	97	DQPa~Pd	Data Inputs/Outputs	51,80,1,30
CS2	Chip Select	92	VDDQ	Output Power Supply (2.5V~3.3V)	4,11,20,27,54,61,70,77
BWx(x=a,b,c,d)	Byte Write Inputs	93,94,95,96	VSSQ	Output Ground	5,10,21,26,55,60,71,76
OE	Output Enable	86			
ZZ	Power Sleep Mode	64			
LBO	Burst Mode Control	31			

Note : 1. A0 and A1 are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.

Rev. 1.0 Nov. 2011

Ramsun International Limited
 英尚国际有限公司


- 5 -



S7N803631M
S7N801831M

256Kx36 & 512Kx18 NTSRAM Sync-Pipelined Burst

100 TQFP Package Pin Configurations(Top View)



Pin Name

Symbol	Pin Name	TQFP Pin NO.	Symbol	Pin Name	TQFP Pin NO.
A	Address Inputs	32,33,34,35,44,45,46,47,48,49,50,80,81,82,83,99,100	VDD	Power Supply (2.5V~3.3V)	15,41,65,91
A0,A1	Burst Address Inputs	37,36	VSS	Ground	17,40,67,90
ADV	Address Advance/Load	85	N.C.	No Connect	1,2,3,6,7,14,16,25,28,29,30,38,39,42,43,51,52,53,56,57,66,75,78,79,84,95,96
WE	Read/Write Control Input	88			
CLK	Clock	89			
CKE	Clock Enable	87			
CS1	Chip Select	98	DQa	Data Inputs/Outputs	58,59,62,63,68,69,72,73
CS2	Chip Select	97	DQb	Data Inputs/Outputs	8,9,12,13,18,19,22,23
CS2	Chip Select	92	DQPa,DQPb	Data Inputs/Outputs	74,24
BWx(x=a,b)	Byte Write Inputs	93,94			
OE	Output Enable	86	VDDQ	Output Power Supply (2.5V~3.3V)	4,11,20,27,54,61,70,77
ZZ	Power Sleep Mode	64	VSSQ	Output Ground	5,10,21,26,55,60,71,76
LBO	Burst Mode Control	31			

NOTE : A₀ and A₁ are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.

Rev. 1.0 Nov. 2011

Ramsun International Limited
 英尚国际有限公司

- 6 -



Function Description

The S7N803631M and S7N801831M are NTSRAM designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from Read to Write, or vice versa.

All inputs (with the exception of \overline{OE} , \overline{LBO} and \overline{ZZ}) are synchronized to rising clock edges.

All read, write and deselect cycles are initiated by the ADV input. Subsequent burst addresses can be internally generated by the burst advance pin (ADV). ADV should be driven to Low once the device has been deselected in order to load a new address for next operation.

Clock Enable(\overline{CKE}) pin allows the operation of the chip to be suspended as long as necessary. When \overline{CKE} is high, all synchronous inputs are ignored and the internal device registers will hold their previous values.

NTSRAM latches external address and initiates a cycle, when \overline{CKE} , ADV are driven to low and all three chip enables(\overline{CS}_1 , \overline{CS}_2 , \overline{CS}_2) are active. Output Enable(\overline{OE}) can be used to disable the output at any given time.

Read operation is initiated when at the rising edge of the clock, the address presented to the address inputs are latched in the address register, \overline{CKE} is driven low, all three chip enables(\overline{CS}_1 , \overline{CS}_2 , \overline{CS}_2) are active, the write enable input signals \overline{WE} are driven high, and ADV driven low. The internal array is read between the first rising edge and the second rising edge of the clock and the data is latched in the output register. At the second clock edge the data is driven out of the SRAM. Also during read operation \overline{OE} must be driven low for the device to drive out the requested data.

Write operation occurs when \overline{WE} is driven low at the rising edge of the clock. \overline{BW} [d:a] can be used for byte write operation. The pipelined NTSRAM uses a late-late write cycle to utilize 100% of the bandwidth.

At the first rising edge of the clock, \overline{WE} and address are registered, and the data associated with that address is required two cycle later.

Subsequent addresses are generated by ADV High for the burst access as shown below. The starting point of the burst sequence is provided by the external address. The burst address counter wraps around to its initial state upon completion.

The burst sequence is determined by the state of the \overline{LBO} pin. When this pin is low, linear burst sequence is selected.

And when this pin is high, Interleaved burst sequence is selected.

During normal operation, \overline{ZZ} must be driven low. When \overline{ZZ} is driven high, the SRAM will enter a Power Sleep Mode after 2 cycles. At this time, internal state of the SRAM is preserved. When \overline{ZZ} returns to low, the SRAM normally operates after 2 cycles of wake up time.

Burst Sequence Table

(Interleaved Burst, \overline{LBO} =High)


\overline{LBO} PIN	HIGH	Case 1		Case 2		Case 3		Case 4	
		A1	A0	A1	A0	A1	A0	A1	A0
	First Address	0	0	0	1	1	0	1	1
	↓	0	1	0	0	1	1	1	0
	↓	1	0	1	1	0	0	0	1
	Fourth Address	1	1	1	0	0	1	0	0

(Linear Burst, \overline{LBO} =Low)

\overline{LBO} PIN	LOW	Case 1		Case 2		Case 3		Case 4	
		A1	A0	A1	A0	A1	A0	A1	A0
	First Address	0	0	0	1	1	0	1	1
	↓	0	1	1	0	1	1	0	0
	↓	1	0	1	1	0	0	0	1
	Fourth Address	1	1	0	0	0	1	1	0

Note : 1. \overline{LBO} pin must be tied to High or Low, and Floating State must not be allowed.

State Diagram For NTSRAM



Command	Action
DS	Deselect
Read	Begin Read
Write	Begin Write
Burst	Begin Read Begin Write Continue Deselect

Notes : 1. An Ignore Clock Edge cycle is not shown in the above diagram. This is because CKE HIGH only blocks the clock(CLK) input and does not change the state of the device.
2. States change on the rising edge of the clock(CLK)

Truth Tables

Synchronous Truth Table

\overline{CS}_1	CS_2	\overline{CS}_2	ADV	\overline{We}	\overline{BW}_x	\overline{OE}	\overline{CKE}	CLK	Address Accessed	Operation
H	X	X	L	X	X	X	L	↑	N/A	Not Selected
X	L	X	L	X	X	X	L	↑	N/A	Not Selected
X	X	H	L	X	X	X	L	↑	N/A	Not Selected
X	X	X	H	X	X	X	L	↑	N/A	Not Selected Continue
L	H	L	L	H	X	L	L	↑	External Address	Begin Burst Read Cycle
X	X	X	H	X	X	L	L	↑	Next Address	Continue Burst Read Cycle
L	H	L	L	H	X	H	L	↑	External Address	NOP/Dummy Read
X	X	X	H	X	X	H	L	↑	Next Address	Dummy Read
L	H	L	L	L	L	X	L	↑	External Address	Begin Burst Write Cycle
X	X	X	H	X	L	X	L	↑	Next Address	Continue Burst Write Cycle
L	H	L	L	L	H	X	L	↑	N/A	NOP/Write Abort
X	X	X	H	X	H	X	L	↑	Next Address	Write Abort
X	X	X	X	X	X	X	H	↑	Current Address	Ignore Clock

Notes : 1. X means "Don't Care".

- The rising edge of clock is symbolized by (↑).
- A continue deselect cycle can only be entered if a deselect cycle is executed first.
- $\overline{We} = L$ means Write operation in Write Truth Table.
 $\overline{We} = H$ means Read operation in Write Truth Table.
- Operation finally depends on status of asynchronous input pins(ZZ and \overline{OE}).

Write Truth Table(x36)

\overline{WE}	\overline{BW}_a	\overline{BW}_b	\overline{BW}_c	\overline{BW}_d	Operation
H	X	X	X	X	Read
L	L	H	H	H	Write Byte a
L	H	L	H	H	Write Byte b
L	H	H	L	H	Write Byte c
L	H	H	H	L	Write Byte d
L	L	L	L	L	Write All Bytes
L	H	H	H	H	Write Abort/NOP

Notes : 1. X means "Don't Care".

- All inputs in this table must meet setup and hold time around the rising edge of CLK(↑).

Write Truth Table(x18)

\overline{WE}	\overline{BW}_a	\overline{BW}_b	Operation
H	X	X	Read
L	L	H	Write Byte a
L	H	L	Write Byte b
L	L	L	Write All Bytes
L	H	H	Write Abort/NOP

Notes : 1. X means "Don't Care".

- All inputs in this table must meet setup and hold time around the rising edge of CLK(↑).

Asynchronous Truth Table

Operation	ZZ	\overline{OE}	I/O Status
Sleep Mode	H	X	High-Z
Read	L	L	DQ
	L	H	High-Z
Write	L	X	Din, High-Z
Deselected	L	X	High-Z

Notes

1. X means "Don't Care".
2. Sleep Mode means power Sleep Mode of which stand-by current does not depend on cycle time.
3. Deselected means power Sleep Mode of which stand-by current depends on cycle time.

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit	
Voltage on VDD Supply Relative to Vss	VDD	-0.3 to 4.6	V	
Voltage on Any Other Pin Relative to Vss	VIN	-0.3 to VDD+0.3	V	
Power Dissipation	PD	1.6	W	
Storage Temperature	TSTG	-65 to 150	°C	
Operating Temperature	Commercial	TOPR	0 to 70	°C
	Industrial	TOPR	-40 to 85	°C
Storage Temperature Range Under Bias	TBIAS	-10 to 85	°C	

Notes : Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Operating Conditions

Parameter	Symbol	Min	Typ.	Max	Unit
Supply Voltage	VDD1	2.3	2.5	2.7	V
	VDDQ1	2.3	2.5	2.7	V
	VDD2	3.1	3.3	3.5	V
	VDDQ2	2.3	3.3	3.5	V
Ground	VSS	0	0	0	V


- Notes:** 1. The above parameters are also guaranteed at industrial temperature range.
2. It should be $VDDQ \leq VDD$

Capacitance($T_A=25^\circ C, f=1MHz$)


Parameter	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	CIN	VIN=0V	-	5	pF
Output Capacitance	COUT	VOUT=0V	-	7	pF

Note : Sampled not 100% tested.

Overshoot Timing



Undershoot Timing



DC Electrical Characteristics

Parameter	Symbol	Test Conditions	Min	Max	Unit	Notes	
Input Leakage Current(except ZZ)	IIL	VDD=Max ; VIN=VSS to VDD	-2	+2	uA		
Output Leakage Current	IOL	Output Disabled, Vout=VSS to VDDQ	-2	+2	uA		
Operating Current	ICC	Device Selected, Iout=0mA, ZZ ≤ VIL, Cycle Time ≥ tcyc Min	-25	-	160	mA	1,2
			-16	-	120		
Standby Current	ISB	Device deselected, Iout=0mA, ZZ ≤ VIL, f=Max, All Inputs ≤ VIL or ≥ VIH	-25	-	50	mA	
			-16	-	45		
	ISB1	Device deselected, Iout=0mA, ZZ ≤ 0.2V, f=0, All Inputs=fixed (VDD-0.2V or 0.2V)	-	-	30	mA	
ISB2	Device deselected, Iout=0mA, ZZ ≥ VDD-0.2V, f=Max, All Inputs ≤ VIL or ≥ VIH	-	-	30			
Output Low Voltage(3.3V I/O)	VOL	IOL=8.0mA	-	0.4	V		
Output High Voltage(3.3V I/O)	VOH	IOH=-4.0mA	2.4	-	V		
Output Low Voltage(2.5V I/O)	VOL	IOL=1.0mA	-	0.4	V		
Output High Voltage(2.5V I/O)	VOH	IOH=-1.0mA	2.0	-	V		
Input Low Voltage(3.3V I/O)	VIL		-0.3*	0.8	V		
Input High Voltage(3.3V I/O)	VIH		2.0	VDD+0.3**	V	3	
Input Low Voltage(2.5V I/O)	VIL		-0.3*	0.7	V		
Input High Voltage(2.5V I/O)	VIH		1.7	VDD+0.3**	V	3	

Notes : The above parameters are also guaranteed at industrial temperature range.
 1. Reference AC Operating Conditions and Characteristics for input and timing.
 2. Data states are all zero.
 3. In Case of I/O Pins, the Max. VIH=VDDQ+0.3V

Test Conditions

Parameter	Value
Input Pulse Level(for 3.3V I/O)	0 to 3.0V
Input Pulse Level(for 2.5V I/O)	0 to 2.5V
Input Rise and Fall Time(Measured at 20% to 80% for 3.3/2.5V I/O)	1.0V/ns
Input and Output Timing Reference Levels for 3.3V I/O	1.5V
Input and Output Timing Reference Levels for 2.5V I/O	VDDQ/2
Output Load	See Fig. 1

The above parameters are also guaranteed at industrial temperature range.




Fig. 1

AC Timing Characteristics

Parameter	Symbol	-25		-16		Unit
		Min	Max	Min	Max	
Cycle Time	t _{CYC}	4.0	-	6.0	-	ns
Clock Access Time	t _{CD}	-	2.6	-	3.5	ns
Output Enable to Data Valid	t _{OE}	-	2.6	-	3.5	ns
Clock High to Output Low-Z	t _{LZC}	1.5	-	1.5	-	ns
Output Hold from Clock High	t _{OH}	1.5	-	1.5	-	ns
Output Enable Low to Output Low-Z	t _{LZOE}	0	-	0	-	ns
Output Enable High to Output High-Z	t _{HZOE}	-	2.6	-	3.0	ns
Clock High to Output High-Z	t _{HZC}	-	2.6	-	3.0	ns
Clock High Pulse Width	t _{CH}	1.7	-	2.2	-	ns
Clock Low Pulse Width	t _{CL}	1.7	-	2.2	-	ns
Address Setup to Clock High	t _{AS}	1.2	-	1.5	-	ns
$\overline{\text{CKE}}$ Setup to Clock High	t _{CES}	1.2	-	1.5	-	ns
Data Setup to Clock High	t _{DS}	1.2	-	1.5	-	ns
Write Setup to Clock High ($\overline{\text{WE}}$, $\overline{\text{BWx}}$)	t _{WS}	1.2	-	1.5	-	ns
Address Advance Setup to Clock High	t _{ADVS}	1.2	-	1.5	-	ns
Chip Select Setup to Clock High	t _{CSS}	1.2	-	1.5	-	ns
Address Hold from Clock High	t _{AH}	0.3	-	0.5	-	ns
$\overline{\text{CKE}}$ Hold from Clock High	t _{CEH}	0.3	-	0.5	-	ns
Data Hold from Clock High	t _{DH}	0.3	-	0.5	-	ns
Write Hold from Clock High ($\overline{\text{WE}}$, $\overline{\text{BWx}}$)	t _{WH}	0.3	-	0.5	-	ns
Address Advance Hold from Clock High	t _{ADVH}	0.3	-	0.5	-	ns
Chip Select Hold from Clock High	t _{CSH}	0.3	-	0.5	-	ns
ZZ High to Power Down	t _{PDS}	2	-	2	-	cycle
ZZ Low to Power Up	t _{PUS}	2	-	2	-	cycle

- Notes :**
1. The above parameters are also guaranteed at industrial temperature range.
 2. All address inputs must meet the specified setup and hold times for all rising clock(CLK) edges when ADV is sampled low and $\overline{\text{CS}}$ is sampled low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.
 3. Chip selects must be valid at each rising edge of CLK(when ADV is Low) to remain enabled.
 4. A write cycle is defined by $\overline{\text{WE}}$ low having been registered into the device at ADV Low, A Read cycle is defined by $\overline{\text{WE}}$ High with ADV Low, Both cases must meet setup and hold times.
 5. To avoid bus contention, At a given voltage and temperature t_{LZC} is more than t_{HZC}.
The specs as shown do not imply bus contention because t_{LZC} is a Min. parameter that is worst case at totally different test conditions (0 °C; 3.5V) than t_{HZC}, which is a Max. parameter(worst case at 70 °C; 3.1V)
It is not possible for two SRAMs on the same board to be at such different voltage and temperature.

Sleep Mode

Sleep Mode is a low current, power-down mode in which the device is deselected and current is reduced to I_{SB2} . The duration of Sleep Mode is dictated by the length of time the ZZ is in a High state.

After entering Sleep Mode, all inputs except ZZ become disabled and all outputs go to High-Z.


The ZZ pin is an asynchronous, active high input that causes the device to enter Sleep Mode.

When the ZZ pin becomes a logic High, I_{SB2} is guaranteed after the time t_{ZZI} is met. Any operation pending when entering Sleep Mode is not guaranteed to successful complete. Therefore, Sleep Mode (Read or Write) must not be initiated until valid pending operations are completed. Similarly, when exiting Sleep Mode during t_{PUS} , only a Deselect or Read cycle should be given while the SRAM is transitioning out of Sleep Mode.


Sleep Mode Electrical Characteristics

Description	Condition	Symbol	Min	Max	Unit
Current during SLEEP MODE	$ZZ \geq V_{IH}$	I_{SB2}		30	mA
ZZ active to input ignored		t_{PDS}	2		cycle
ZZ inactive to input sampled		t_{PUS}	2		cycle
ZZ active to SLEEP current		t_{ZZI}		2	cycle
ZZ inactive to exit SLEEP current		t_{RZZI}	0		

Sleep Mode Waveform




Timing Waveform Of Read Cycle



NOTES: $\overline{\text{Write}} = L$ means $\overline{\text{WE}} = L$, and $\overline{\text{BWx}} = L$
 $\overline{\text{CS}} = L$ means $\overline{\text{CS}}_1 = L$, $\overline{\text{CS}}_2 = H$ and $\overline{\text{CS}}_2 = L$
 $\overline{\text{CS}} = H$ means $\overline{\text{CS}}_1 = H$, or $\overline{\text{CS}}_1 = L$ and $\overline{\text{CS}}_2 = H$, or $\overline{\text{CS}}_1 = L$, and $\overline{\text{CS}}_2 = L$

Don't Care
 Undefined


Timing Waveform Of Write Cycle



NOTES : $\overline{\text{Write}} = \text{L}$ means $\overline{\text{WE}} = \text{L}$, and $\overline{\text{BWx}} = \text{L}$
 $\overline{\text{CS}} = \text{L}$ means $\overline{\text{CS}}_1 = \text{L}$, $\overline{\text{CS}}_2 = \text{H}$ and $\overline{\text{CS}}_2 = \text{L}$
 $\overline{\text{CS}} = \text{H}$ means $\overline{\text{CS}}_1 = \text{H}$, or $\overline{\text{CS}}_1 = \text{L}$ and $\overline{\text{CS}}_2 = \text{H}$, or $\overline{\text{CS}}_1 = \text{L}$, and $\overline{\text{CS}}_2 = \text{L}$

□ Don't Care
 ⊗ Undefined


Timing Waveform Of Single Read/Write



NOTES: $\overline{\text{Write}} = \text{L}$ means $\overline{\text{WE}} = \text{L}$, and $\overline{\text{BW}}_x = \text{L}$
 $\overline{\text{CS}} = \text{L}$ means $\overline{\text{CS}}_1 = \text{L}$, $\overline{\text{CS}}_2 = \text{H}$ and $\overline{\text{CS}}_2 = \text{L}$
 $\overline{\text{CS}} = \text{H}$ means $\overline{\text{CS}}_1 = \text{H}$, or $\overline{\text{CS}}_1 = \text{L}$ and $\overline{\text{CS}}_2 = \text{H}$, or $\overline{\text{CS}}_1 = \text{L}$, and $\overline{\text{CS}}_2 = \text{L}$

Don't Care
 Undefined


Timing Waveform Of $\overline{\text{CKE}}$ Operation



NOTES : $\overline{\text{Write}} = \text{L}$ means $\overline{\text{WE}} = \text{L}$, and $\overline{\text{BWx}} = \text{L}$
 $\overline{\text{CS}} = \text{L}$ means $\overline{\text{CS}}_1 = \text{L}$, $\text{CS}_2 = \text{H}$ and $\overline{\text{CS}}_2 = \text{L}$
 $\overline{\text{CS}} = \text{H}$ means $\overline{\text{CS}}_1 = \text{H}$, or $\overline{\text{CS}}_1 = \text{L}$ and $\text{CS}_2 = \text{H}$, or $\overline{\text{CS}}_1 = \text{L}$, and $\text{CS}_2 = \text{L}$

☐ Don't Care
 ☒ Undefined

Timing Waveform Of $\overline{\text{CS}}$ Operation




NOTES : $\overline{\text{Write}} = \text{L}$ means $\overline{\text{WE}} = \text{L}$, and $\overline{\text{BWx}} = \text{L}$
 $\overline{\text{CS}} = \text{L}$ means $\overline{\text{CS}}_1 = \text{L}$, $\overline{\text{CS}}_2 = \text{H}$ and $\overline{\text{CS}}_2 = \text{L}$
 $\overline{\text{CS}} = \text{H}$ means $\overline{\text{CS}}_1 = \text{H}$, or $\overline{\text{CS}}_1 = \text{L}$ and $\overline{\text{CS}}_2 = \text{H}$, or $\overline{\text{CS}}_1 = \text{L}$, and $\overline{\text{CS}}_2 = \text{L}$

Don't Care
 Undefined

S7N803631M
S7N801831M

256Kx36 & 512Kx18 NTSRAM Sync-Pipelined Burst

Package Dimensions



Rev. 1.0 Nov. 2011

Ramsun International Limited
英尚国际有限公司

