GE Intelligent Platforms Programmable Control Products

PACSystems* RX7i & RX3i CPU Reference Manual

GFK-2222W August 2015



Warnings, Cautions, and Notes as Used in this Publication

GFL-002



Warning

Warning notices are used in this publication to emphasize that hazardous voltages, currents, temperatures, or other conditions that could cause personal injury exist in this equipment or may be associated with its use. In situations where inattention could cause either personal injury or damage to equipment, a Warning notice is used.



Caution

Caution notices are used where equipment might be damaged if care is not taken.

Note: Notes merely call attention to information that is especially significant to understanding and operating the equipment.

These instructions do not purport to cover all details or variations in equipment, nor to provide for every possible contingency to be met during installation, operation, and maintenance. The information is supplied for informational purposes only, and GE makes no warranty as to the accuracy of the information included herein. Changes, modifications, and/or improvements to equipment and specifications are made periodically and these changes may or may not be reflected herein. It is understood that GE may make changes, modifications, or improvements to the equipment referenced herein or to the document itself at any time. This document is intended for trained personnel familiar with the GE products referenced herein.

GE may have patents or pending patent applications covering subject matter in this document. The furnishing of this document does not provide any license whatsoever to any of these patents.

GE PROVIDES THE FOLLOWING DOCUMENT AND THE INFORMATION INCLUDED THEREIN AS-IS AND WITHOUT WARRANTY OF ANY KIND, EXPRESSED OR IMPLIED, INCLUDING BUT NOT LIMITED TO ANY IMPLIED STATUTORY WARRANTY OF MERCHANTABILITY OR FITNESS FOR PARTICULAR PURPOSE.

* indicates a trademark of General Electric Company and/or its subsidiaries. All other trademarks are the property of their respective owners.

©Copyright 2003-2015 General Electric Company. All Rights Reserved

If you purchased this product through an Authorized Channel Partner, please contact the seller directly.

General Contact Information

Online technical support and GlobalCare	http://support.ge-ip.com
Additional information	http://www.ge-ip.com/
Solution Provider	solutionprovider.ip@ge.com

Technical Support

If you have technical problems that cannot be resolved with the information in this manual, please contact us by telephone or email, or on the web at http://support.ge-ip.com

Americas

Online Technical Support	http://support.ge-ip.com
Phone	1-800-433-2682
International Americas Direct Dial	1-780-420-2010 (if toll free 800 option is unavailable)
Technical Support Email	support.ip@ge.com
Customer Care Email	customercare.ip@ge.com
Primary language of support	English

Europe, the Middle East, and Africa

Online Technical Support	http://support.ge-ip.com
Phone	+800-1-433-2682
EMEA Direct Dial	+420 239015850 (if toll free 800 option is unavailable or if dialing from a mobile telephone)
Technical Support Email	support.emea.ip@ge.com
Customer Care Email	customercare.emea.ip@ge.com
Primary languages of support	English, French, German, Italian, Czech, Spanish

Asia Pacific

Online Technical Support	http://support.ge-ip.com
Phone	+86-400-820-8208
	+86-21-3877-7006 (India, Indonesia, and Pakistan)
Technical Support Email	support.cn.ip@ge.com (China)
	support.jp.ip@ge.com (Japan)
	support.in.ip@ge.com (remaining Asia customers)
Customer Care Email	customercare.apo.ip@ge.com
	customercare.cn.ip@ge.com (China)

Table of Contents

RX7i	& RX3i C	PU Reference Manual GFK-2222W	iv
Table	e of Cont	tents	i
Table	e of Figu	res	vi
Chap	ter 1	Introduction	1
1.1	Re	evisions in this Manual	2
1.2	P	ACSystems Control System Overview	
	1.2.1	Programming and Configuration	
	1.2.2	Process Systems	4
	1.2.3	PACSystems CPU Model	5
1.3	R	X3i Overview	6
1.4	RX	X7i Overview	8
1.5	М	igrating Series 90 Applications to PACSystems	9
1.6	P/	ACSystems Documentation	
Chap	ter 2	CPU Features & Specifications	
2.1	C	ommon CPU Features	
	2.1.1	Features Shared by All PACSystems CPU Models	
	2.1.2	Features Shared by Certain PACSystems CPU Models	
	2.1.3	Firmware Storage in Flash Memory	
	2.1.4	Operation, Protection, and Module Status	
	2.1.5 2.1.6	Ethernet Global Data	
	2.1.0	OPC UA Removable Data Storage Devices (RDSDs)	
2.2	R	X3i CPU Features and Specifications	
		CPE330	
	2.2.2	CPE305 and CPE310	
	2.2.3	CPU315 and CPU320/CRU320	
	2.2.4	CPU310	41
2.3	RX	X7i CPU Features and Specifications	
	2.3.1	CPE030/CRE030 and CPE040/CRE040	
	2.3.2	CPE010, CPE020 and CRE020	
	2.3.3	RX7i Embedded Ethernet Interface	51

Chap	ter 3	CPU Configuration	57
3.1	Co	nfiguring the CPU	58
3.2	Co	nfiguration Parameters	59
	3.2.1	Settings Parameters	
	3.2.2	Modbus TCP Address Map	61
	3.2.3	Scan Parameters	62
	3.2.4	Memory Parameters	65
	3.2.5	Fault Parameters	67
	3.2.6	Redundancy Parameters (Redundancy CPUs Only)	69
	3.2.7	Transfer List	
	3.2.8	COM1 and COM2 Parameters	69
	3.2.9	Scan Sets Parameters	73
	3.2.10	Power Consumption Parameters	73
	3.2.11	Access Control	74
3.3	Ste	oring (Downloading) Hardware Configuration	75
3.4	Co	nfiguring the Embedded Ethernet Interface	76
	3.4.1	Establishing Initial Ethernet Communications	
	3.4.2	Setting a Temporary IP Address	
Chap		CPU Operation	
•		·	
4.1	CP	PU Sweep	
	4.1.1	Parts of the CPU Sweep	
	4.1.2	CPU Sweep Modes	86
4.2	Pr	ogram Scheduling Modes	89
4.3	W	indow Modes	89
4.4	Do	Ita Coherency in Communications Windows	89
4.5	Ru	n/Stop Operations	90
	4.5.1	CPU STOP Modes	
	4.5.2	STOP-to-RUN Mode Transition	
	4.5.3	RUN/STOP Switch Operation	93
4.6	Flo	ash Memory Operation	94
4.7	Lo	gic/Configuration Source and CPU Operating Mode at Power-Up	
	4.7.1	CPU Mode when Memory Not Preserved/Power-up Source is Flash	
	4.7.2	CPU Mode when Memory Preserved	
4.8	Cle	ocks and Timers	
	4.8.1	Elapsed Time Clock	
	4.8.2	Time-of-Day Clock	
		·	

	4.8.3	Watchdog Timer	
4.9	Sy	stem Security	
	4.9.1	Passwords and Privilege Levels - Legacy Mode	
	4.9.2	OEM Protection – Legacy Mode	
	4.9.3	Enhanced Security for Passwords and OEM Protection	
	4.9.4	Legacy/Enhanced Security Comparison	
4.10	PA	CSystems I/O System	105
	4.10.1	I/O Configuration	
	4.10.2	Genius I/O	
	4.10.3	I/O System Diagnostic Data Collection	
4.11	Ро	wer-Up and Power-Down Sequences	112
	4.11.1	Power-Up Sequence	
	4.11.2	Power-Down Sequence	
	4.11.3	Power Cycle Operation with an Energy Pack	
	4.11.4	Retention of Data Memory Across Power Failure	
Chap	ter 5	Communications	117
5.1	Et	hernet Communications	
	5.1.1	Embedded Ethernet Interface	
	5.1.2	Ethernet Interface Modules	
5.2	Se	rial Communications	123
	5.2.1	Serial Port Communications Capabilities	
	5.2.2	Configurable STOP Mode Protocols	
	5.2.3	Serial Port Pin Assignments	
	5.2.4	Serial Port Electrical Isolation	
	5.2.5	Serial Cable Lengths and Shielding	
	5.2.6	Serial Port Baud Rates	130
5.3	Se	ries 90-70 Communications and Intelligent Option Modules	131
	5.3.1	Communications Coprocessor Module (CMM)	
	5.3.2	Programmable Coprocessor Module (PCM)	
	5.3.3	DLAN/DLAN+ (Drives Local Area Network) Interface	
Chap	ter 6	Serial I/O, SNP & RTU Protocols	135
6.1	Co	onfiguring Serial Ports Using COMMREQ Function 65520	136
	6.1.1	COMMREQ Function Example	
	6.1.2	Timing	
	6.1.3	Sending Another COMMREQ to the Same Port	
	6.1.4	Invalid Port Configuration Combinations	
	6.1.5	COMMREQ Command Block Parameter Values	
	6.1.6	Example COMMREQ Command Blocks for Serial Port Setup function	

6.2	Se	rial I/O Protocol	141
	6.2.1	Calling Serial I/O COMMREQs from the CPU Sweep	
	6.2.2	Compatibility	
	6.2.3	Status Word for Serial I/O COMMREQs	141
	6.2.4	Serial I/O COMMREQ Commands	143
	6.2.5	Overlapping COMMREQs	144
	6.2.6	Initialize Port Function (4300)	145
	6.2.7	Set Up Input Buffer Function (4301)	146
	6.2.8	Flush Input Buffer Function (4302)	147
	6.2.9	Read Port Status Function (4303)	148
	6.2.10	Write Port Control Function (4304)	
	6.2.11	Cancel COMMREQ Function (4399)	
	6.2.12	Autodial Function (4400)	
	6.2.13	Write Bytes Function (4401)	154
	6.2.14	Read Bytes Function (4402)	155
	6.2.15	Read String Function (4403)	
6.3	RT	U Slave Protocol	159
	6.3.1	Message Format	
	6.3.2	Cyclic Redundancy Check (CRC)	
	6.3.3	RTU Message Descriptions	
	6.3.4	RTU Scratch Pad	
	6.3.5	Communication Errors	
	6.3.6	RTU Slave/SNP Slave Operation with Programmer Attached	
6.4	SN	IP Slave Protocol	190
	6.4.1	Permanent Datagrams	
	6.4.2	Communication Requests (COMMREQs) for SNP	
Арре	ndix A Pe	erformance Data	191
A-1 B	oolean E	xecution Times	192
	A-1.1	Boolean Execution Measurements (ms per 1000 Boolean executions)	
A-2 lı	nstructio	n Timing	193
	A-2.1	Overview	
	A-2.2	CPU Version Information	
	A-2.3	RX3i Instruction Times	195
	A-2.4	RX7i Instruction Times	
A-3 C	verhead	l Sweep Impact Times	219
	A-3.1	Base Sweep Times	220
	A-3.2	What the Sweep Impact Tables Contain	222
	A-3.3	Programmer Sweep Impact Times	223
	A-3.4	I/O Scan and I/O Fault Sweep Impact	224
	A-3.5	Ethernet Global Data Sweep Impact	231
	A-3.6	EGD Sweep Impact for Embedded Ethernet Interface on RX3i CPE305 and CPE310	234

A-3.	7 Sweep Impact of Intelligent Option Modules	
A-3.	8 I/O Interrupt Performance and Sweep Impact	
A-3.	9 Timed Interrupt Performance	
A-3.	10 Example of Predicted Sweep Time Calculation	
Appendix B	BUser Memory Allocation	245
B-1 Items t	hat Count Against User Memory	
B-2 User Pr	rogram Memory Usage	247
B-2.	1 %L and %P Program Memory	
B-2.	2 Program Logic and Overhead	

Table of Figures

Figure 1: CPE330 Front View & Features	23
Figure 2: CPE330 RUN/STOP Switch and RDSD Switches	25
Figure 3: Location and Orientation of Real-Time Clock Battery in CPE330	27
Figure 4: IC695CPE305 Front View	29
Figure 5: IC695CPE310 Front View	29
Figure 6: External Features of CPE305	31
Figure 7: External Features of CPE310	31
Figure 8: Accessing Real-Time Clock Battery (CPE305 and CPE310)	34
Figure 9: Sample Tool for Coin Battery Extraction	35
Figure 10: IC695CPU320 Front View	38
Figure 11: IC695CPU310 Front View	41
Figure 12: CPE040 Front View	47
Figure 13: CPE010 Front View	49
Figure 14: PME Expansion of PACSystems Target	58
Figure 15: Downloading Hardware Config to CPU	75
Figure 16: Selecting Embedded Ethernet for Configuration	76
Figure 17: Set Temporary IP Address	78
Figure 18: Major Phases of a Typical CPU Sweep	83
Figure 19: Typical Sweeps in Normal Sweep Mode	86
Figure 20: Typical Sweeps in Constant Sweep Mode	87
Figure 21: Typical Sweeps in Constant Window Mode	88
Figure 22: CPU Sweep in Stop-I/O Disabled and Stop-I/O Enabled Modes	91
Figure 23: CPE330 Overlapping Local IP Subnet Example	119
Figure 24: Expected Response Path	120
Figure 25: Actual Response Path	120
Figure 26: RTU Message Transactions	160
Figure 27: RTU Read Output Table Example	163
Figure 28: CRC Register Operation	165
Figure 29: RTU Read Output Table Message Format	169
Figure 30: RTU Read Input Table Message Format	170
Figure 31: RTU Read Registers Message Format	171
Figure 32: RTU Read Analog Inputs Message Format	172
Figure 33: RTU Force Single Output Message Format	173
Figure 34: RTU Preset Single Register Message Format	174
Figure 35: RTU Read Exception Status Message Format	175
Figure 36: RTU Loopback/Maintenance Message Format	176
Figure 37: RTU Force Multiple Outputs Message Format	178
Figure 38: RTU Preset Multiple Registers Message Format	179
Figure 39: RTU Report Device Type Message Format	180
Figure 40: RTU Read Scratch Pad Memory Message Format	184
Figure 41: RTU Error Response Format	186
Figure 42: Interrupt Execution Considerations	240

Chapter 1 Introduction

This manual contains general information about PACSystems CPU operation and product features. Chapter 1 provides a **general introduction** to the PACSystems family of products, including new features, product overviews, and a list of related documentation.

CPU Features & Specifications are provided in Chapter 2.

Installation procedures are described in the PACSystems RX7i Installation Manual, GFK-2223 and the PACSystems RX3i System Manual, GFK-2314.

CPU Programming is covered in *PACSystems RX7i and RX3i CPU Programmer's Reference Manual*, GFK-2950. It provides an overview of program structure and describes the various languages which may be used, their syntax and operation, and provides examples.

CPU Configuration is described in Chapter 3. Configuration using the proprietary Proficy Machine Edition (PME) programming and configuration software package determines characteristics of CPU, System and module operation. It also establishes the program references used by each module in the system. For details on configuration of the embedded RX7i Ethernet interface as well as the rack-based RX7i and RX3i Ethernet Interface modules, refer to *PACSystems RX7i & RX3i TCP/IP Ethernet Communications User Manual*, GFK-2224.

CPU Operation is described in Chapter 4.

Ethernet Communications and Serial Communications are described in Chapter 5.

Serial I/O, SNP & RTU Protocols are described in Chapter 6.

Performance Data, including Instruction Timing is provided in Appendix A.

User Memory Allocation is described in Appendix B.

1.1 *Revisions in this Manual*

Note: A given feature may not be implemented on all PACSystems CPUs. To determine whether a feature is available on a given CPU model and firmware version, please refer to the *Important Product Information* (IPI) document provided for the CPU version that you are using.

Rev	Date	Description	
W	Aug- 2015	Addition of support for Ethernet Global Data (Class 1) on CPE330	
V	June- 2015	 Addition of RX3i CPE330 (new product) and related Ethernet considerations. Update of Energy Pack Section 4.11.3 to include ACC402 and compatibility matrix. Addition of HART® Pass Through feature. Addition of CPU Comparison Charts (Section 2.2 and Section 2.3). Update of Communications Section (Chapter 5). Added Serial Port Electrical Isolation. Removed original Chapters 5-11 (chapters dealing with CPU programming) and Chapter 14 (Diagnostics). These are now in PACSystems RX7i and RX3i CPU Programmer's Reference Manual, GFK-2950 (Chapters 2-8 and Chapter 9 respectively). 	
U	Nov- 2014	 New Appendix (A-3.6) EGD Sweep Impact for Embedded Ethernet Interface on RX3i CPE305 and CPE310. 	
Т	Oct- 2014	 Support for OPC UA using embedded Ethernet port in CPE305/CPE310 with CPU firmware 8.20. Support for Ethernet Global Data (EGD Class 1) using embedded Ethernet port in CPE305/CPE310 with CPU firmware 8.30 Sweep impact of EGD on Embedded Ethernet interface. Direct replacement for S90-30 IC693CPU374. New communications capabilities provided by: IC695PNS001 – PROFINET Scanner Module IC695GCG001 – Genius Communications Gateway via PROFINET IC695EDS001 – Ethernet based DNP3 Outstation 	
S	July- 2013	 Support for Modbus/TCP Server, SRTP channels and Modbus/TCP client channels on RX3i CPE305/CPE310 embedded Ethernet interface – Chapter 2 & Chapter 5 Support for Access Control List – Chapter 3 Modbus TCP/IP mapping for CPE305/CPE310 – Chapter 3 Enhanced Security Passwords and OEM Protection – Chapter 4 Serial I/O protocol enhancements (Data Set Ready, Ring Indicator, and Data Carrier Detect) – Chapter 6 Diagnostics for PROFINET alarms and PROFINET network faults, including #PNIO_ALARM, SA0030 – refer to <i>PACSystems RX7i and RX3i CPU Programmer's Reference Manual</i>, GFK-2950 Chapter 3 & Chapter 9. Instruction executions times measured for RX3i CPU320/CRU320 – Appendix A Sweep impact times for new modules: IC694MDL758, IC694APU300-CA and later, IC695PNS001, IC694ALG422, IC694ALG220, IC694MDL645 and IC694MDL740 – Appendix A 	

[®] HART[®] is a registered trademark of the HART Communication Foundation of Austin, Texas USA. Any use of the term HART hereafter in this document, or any document referenced by this document, implies the registered trademark.

Rev	Date	Description	
earlie	earlier • Added instructions for replacing the RX3i CPE305/CPE310 real-time clock battery: Chap		
		 Corrected definitions of reverse acting and direct acting modes for PID functions: refer to PACSystems RX7i and RX3i CPU Programmer's Reference Manual, GFK-2950 Chapter 7. 	
		 Expanded data for Boolean execution measurements – Appendix A 	
		 Re-instated instruction times for RX7i CPE030/CRE030/CPE040 release 6.0 as published in version Q of the manual (unintentionally omitted from version R) – Appendix A 	
		 Compatibility information for volatile memory backup batteries has been consolidated in the PACSystems Battery and Energy Pack Manual – throughout 	

1.2 PACSystems Control System Overview

The PACSystems controller environment combines performance, productivity, openness and flexibility. The PACSystems control system integrates advanced technology with existing systems. The result is seamless migration that protects your investment in I/O and application development.

1.2.1 Programming and Configuration

Proficy* Machine Edition programming software provides a universal engineering development environment for all programming, configuration and diagnostics of PACSystems. A PACSystems CPU is programmed and configured using the programming software to perform process and discrete automation for various applications. The CPU communicates with I/O and smart option modules through a rack-mounted backplane. It communicates with the programmer and/or HMI devices via the Ethernet ports or via the serial ports COM1 and COM2 using Serial I/O, or Modbus RTU slave protocols.

1.2.2 Process Systems

PACSystems CPUs with firmware version 5.0 and later support Proficy Process Systems (PPS). PPS is a complete, tightly integrated, seamless process control system using PACSystems, Proficy HMI/SCADA, and Proficy Production Management Software to provide control, optimization, and performance management to manage and monitor batch or continuous manufacturing. It delivers the tools required to design, implement, document, and maintain an automated process. For information about purchasing PPS software, refer to the Support website.

1.2.3 PACSystems CPU Model

Family	Catalog Number	Description
RX3i CPUs	IC695CPU310	300MHz Celeron CPU, 10 MB user memory
	IC695CPU315	1 GHz Celeron-M CPU, 20 MB user memory
	IC695CPU320	1 GHz Celeron-M CPU, 64 MB user memory
	IC695NIU001+ versions –AAAA & later	1.1 GHz Atom 510 NIU. For information, refer to the PACSystems RX3i Ethernet Network Interface Unit User's Manual, GFK-2439
	IC695NIU001	300MHz Celeron NIU. For information, refer to the PACSystems RX3i Ethernet Network Interface Unit User's Manual, GFK-2439
RX3i CPUs with	IC695CPE305	1.1GHz Atom CPU, 5 MB user memory
embedded Ethernet Interface ¹	IC695CPE310	1.1GHz Atom CPU, 10 MB user memory
	IC695CPE330	1 GHz AMD G-Series Dual Core, 64 MB user memory
RX3i Redundancy CPU	IC695CRU320	1 GHz Celeron-M CPU, 64 MB user memory
RX7i CPUs with	IC698CPE010	300MHz, Celeron CPU, 10MB user memory
embedded Ethernet Interface	IC698CPE020	700MHz, Pentium CPU, 10 MB user memory
	IC698CPE030	600MHz, Pentium-M CPU, 64MB user memory
	IC698CPE040	1800MHz, Pentium-M CPU, 64MB user memory
RX7i Redundancy	IC698CRE020	700MHz, Pentium CPU, 10 MB user memory
CPUs with embedded	IC698CRE030	600MHz, Pentium-M CPU, 64MB user memory
Ethernet Interface	IC698CRE040	1800MHz, Pentium-M CPU, 64MB user memory

¹ The RX3i CPE305/CPE310 embedded Ethernet interface provides a maximum of two programmer connections. It does not support the full set of Ethernet interface features described in this manual. For a summary of RX3i embedded Ethernet interface features, refer to *PACSystems RX7i & RX3i TCP/IP Ethernet Communications User Manual*, GFK-2224K or later.

1.3 RX3i Overview

The RX3i control system hardware consists of an RX3i universal backplane and up to seven Series 90-30 expansion or remote racks. The CPU can be in any slot in the universal backplane except the last slot, which is reserved for the serial bus transmitter, IC695LRE001.

The RX3i supports user defined Function Blocks (LD logic only) and Structured Text programming. The RX3i universal backplane uses a dual bus that provides both:

- High-speed PCI for fast throughput of new advanced I/O.
- Serial backplane for easy migration of existing Series 90-30 I/O

The RX3i universal backplane and Series 90-30 expansion/remote racks support the Series 90-30 Genius Bus Controller and Motion Control modules, and most Series 90-30/RX3i discrete and analog I/O with catalog prefixes IC693 and IC694. RX3i modules with catalog prefixes IC695, including the Ethernet and other communications modules can only be installed in the universal backplane. See the *PACSystems RX3i System Manual*, GFK-2314 for a list of supported modules.

RX3i supports hot standby (HSB) CPU redundancy, which allows a critical application or process to continue operating if a failure occurs in any single component. A CPU redundancy system consists of an active unit that actively controls the process and a backup unit that is synchronized with the active unit and can take over the process if it becomes necessary. Each unit must have a redundancy CPU, (IC695CRU320). The redundancy communication path is provided by IC695RMX128 Redundancy Memory Xchange (RMX) modules set up as redundancy links. For details on the operation of PACSystems redundancy systems, refer to the *PACSystems Hot Standby CPU Redundancy User Manual*, GFK-2308.

RX3i communications features include:

- Open communications support includes Ethernet, PROFIBUS, PROFINET, Modbus TCP, Ethernet Global Data (EGD), DNP3 and serial protocols.
- The CPE305, CPE310 and CPE330 CPUs provide an embedded Ethernet interface which is used to connect to the programmer (Proficy Machine Edition).
- Effective with RX3i CPE310/CPE305 Firmware Release 7.30, or CPE330 Firmware Release 8.50, the embedded Ethernet port on the CPU provided support for Service Request Transfer Protocol (SRTP) channels and for Modbus TCP.
- Effective with CPE310/CPE305 Firmware Release 8.20, or CPE330 Firmware Release 8.45, the CPE embedded Ethernet port supports OPC UA Server. Refer to *PACSystems RX7i & RX3i TCP/IP Ethernet Communications User Manual*, GFK-2224 version M or higher (Chapter 10).
- Effective with RX3i Firmware Release 8.30², the CPE310/CPE305 CPUs alsosupport Ethernet Global Data (EGD). Prior to that firmware release, EGD was only available in the RX3i via the RX3i Ethernet Interface Module (IC695ETM001). With this upgrade, these CPUs are positioned as a direct replacement for S90-30 IC693CPU374.
- Effective with RX3i Firmware Release 8.60³, the CPE330 supports Ethernet Global Data (EGD) Class 1.
- The rack-based IC695ETM001 Ethernet Interface has dual RJ-45 ports connected through an auto-sensing switch. This eliminates the need for rack-to-rack switches or hubs. The ETM001 supports upload, download and online monitoring, and provides 32 SRTP channels with a maximum of 48 simultaneous SRTP server connections. It also supports Modbus TCP. For details on Ethernet Interface capabilities, refer to PACSystems RX7i & RX3i TCP/IP Ethernet Communications User Manual, GFK-2224.

- PROFIBUS communications via the PROFIBUS Master module, IC695PBM300. For details, refer to the PACSystems RX3i PROFIBUS Modules User's Manual, GFK-2301.
- PROFINET communications via the PROFINET Controller module IC695PNC001 and PROFINET Scanner module IC695PNS001. For details, refer to the PACSystems RX3i PROFINET I/O Controller Manual, GFK-2571 and PACSystems RX3i PROFINET Scanner Manual, GFK-2737.
- Effective with the release of IC695CEP001 and IC694CEE001, the RX3i may be configured to control a remote drop consisting of one or two I/O modules. The RX3i interface to the remote drop is managed by the PROFINET Controller, IC695PNC001. Refer to PACSystems RX3i CEP PROFINET Scanner User Manual, GFK-2883.
- HART Pass Through entails usage of PC-based applications, RX3i Analog modules with HART functionality and (optionally) supporting PROFINET products. HART Pass Through operation is described in the PACSystems HART Pass Through User Manual, GFK-2929.

The following RX3i CPUs support HART Pass Through: IC695CPE305, IC695CPE310, IC695CPU315, IC695CPU320, IC695CRU320, IC695CPE330 (Firmware Release 8.50 or later).

The following RX3i analog modules support HART:

IC695ALG626 IC695ALG628 IC695ALG728

If used for HART Pass Through, the supporting RX3i PROFINET Controller (PNC001) and PROFINET Scanner (PNS001 or CEP001) must also contain HART-compatible firmware:

IC695PNC001-AK Firmware Release 2.20

IC695PNS001-ABAH Firmware Release 2.30

IC695CEP001-AAAD Firmware Release 2.30.

- Effective with the release of IC695GCG001, the RX3i may be equipped to control a Genius Bus. The RX3i interface to the Genius Gateway is managed by the PROFINET Controller, IC695PNC001. Refer to PACSystems RX3i Genius Communications Gateway User Manual, GFK-2892.
- Effective with the release of IC695EDS001, the RX3i may be configured as a DNP3 Outstation. Refer to PACSystems RX3i DNP3 Outstation Module IC695EDS001User's Manual, GFK-2911.
- Effective with the release of IC695EIS001, the RX3i may be configured to act as an IEC 104 Server. Refer to PACSystems RX3i IEC 104 Server Module IC695EIS001 User's Manual, GFK-2949.
- IC695CMM002 and IC695CMM004 expand the serial communications capability of the RX3i system. Refer to PACSystems RX3i Serial Communications Modules User's Manual, GFK-2460.
- CPE310, CPU310, CPU315, CPU/CRU320 and NIU001 provide two serial ports, one RS-232 and one RS-485.
- CPE305 provides one RS-232 serial port.

1.4 RX7i Overview

The RX7i control system hardware consists of an RX7i rack and up to seven Series 90-70 expansion racks. The CPU resides in slot 1 of the main rack. RX7i racks use a VME64 backplane that provides up to four times the bandwidth of existing VME based systems, including the current Series 90-70 systems for faster I/O throughput. The VME64 base supports all standard VME modules including Series 90-70 I/O and VMIC modules.

Expansion racks support Series 90-70 discrete and analog I/O, the Genius Bus Controller, and the High Speed Counter. The CPU provides an embedded auto-sensing 10/100 Mbps half/full duplex Ethernet interface.

RX7i supports hot standby (HSB) CPU redundancy, which allows a critical application or process to continue operating if a failure occurs in any single component. A CPU redundancy system consists of an active unit that actively controls the process and a backup unit that is synchronized with the active unit and can take over the process if it becomes necessary. Each unit must have a redundancy CPU, (IC698CRE020, CRE030 or CRE040). The redundancy communication path is provided by IC698RMX016 Redundancy Memory Xchange (RMX) modules set up as redundancy links. For details on the operation of PACSystems redundancy systems, refer to the *PACSystems Hot Standby CPU Redundancy User Manual*, GFK-2308.

Note: Extended operation with dissimilar CPU types is *not allowed*. During normal operation, the primary and secondary units in an HSB redundancy system must have the same CPU model type.

The primary and secondary units of an HSB redundancy system can have dissimilar model types for a limited time, for the purpose of system upgrade only. Fail wait times for the higher performance CPU in a dissimilar redundant pair may need to be increased to allow synchronization.

RX7i communications features include:

- Open communications support includes Ethernet, Genius, and serial protocols.
- A built-in 10/100mb Ethernet interface that has dual RJ-45 ports connected through an autosensing switch for upload, download and online monitoring. This eliminates the need for rack-torack switches or hubs. The CPU Ethernet Interface provides basic remote control system monitoring from a web browser and allows a combined total of up to 16 web server and FTP connections. For details on Ethernet Interface capabilities, refer to PACSystems RX7i & RX3i TCP/IP Ethernet Communications User Manual, GFK-2224.
- Two serial ports, one RS-232 and one RS-485.
- An RS-232 isolated Ethernet Station Manager serial port.

1.5 Migrating Series 90 Applications to PACSystems

The PACSystems control system provides cost-effective expansion of existing systems. Support for existing Series 90 modules, expansion racks and remote racks protects your hardware investment. You can upgrade on your timetable without disturbing panel wiring.

- The RX3i supports most Series 90-30 modules, expansion racks, and remote racks. For a list of supported I/O, Communications, Motion, and Intelligent modules, see the PACSystems RX3i System Manual, GFK-2314.
- The RX7i supports most existing Series 90-70 modules, expansion racks and Genius networks. For a list of supported I/O, Communications, and Intelligent modules, see the *PACSystems RX7i Installation Manual*, GFK-2223.
- Conversion of Series 90-70 and Series 90-30 programs preserves existing development effort.
- Conversion of VersaPro and Logicmaster applications to Machine Edition allows smooth transition to PACSystems.

1.6 PACSystems Documentation

PACSystems Manuals

PACSystems RX7i and RX3i CPU Reference Manual PACSystems RX7i and RX3i CPU Programmer's Reference Manual PACSystems RX7i & RX3i TCP/IP Ethernet Communications User Manual PACSystems TCP/IP Ethernet Communications Station Manager User Manual C Programmer's Toolkit for PACSystems PACSystems Memory Xchange Modules User's Manual PACSystems Hot Standby CPU Redundancy User Manual PACSystems Battery and Energy Pack Manual Proficy Machine Edition Logic Developer Getting Started Proficy Process Systems Getting Started Guide PACSystems RXi, RX3i, and RX7i Controller Secure Deployment Guide	GFK-2222 GFK-2950 GFK-2224 GFK-2225 GFK-2259 GFK-2300 GFK-2308 GFK-2741 GFK-1918 GFK-2487 GFK-2830
RX3i Manuals	
PACSystems RX3i System Manual PACSystems RX3i IC695ACC400 Energy Pack Data Sheet PACSystems RX3i IC695ACC402 Energy Pack Quick Start Guide DSM324i Motion Controller for PACSystems RX3i and Series 90-30 User's Manual PACSystems RX3i PROFIBUS Modules User's Manual PACSystems RX3i Max-On Hot Standby Redundancy User's Manual PACSystems RX3i Ethernet Network Interface Unit User's Manual PACSystems RX3i Ethernet Network Interface Unit User's Manual PACSystems RX3i PROFINET I/O Controller User's Manual PACSystems RX3i PROFINET I/O Controller Manual PACSystems RX3i PROFINET Scanner Manual PACSystems RX3i CEP PROFINET Scanner User Manual PACSystems RX3i Serial Communications Modules User's Manual PACSystems RX3i Genius Communications Gateway User Manual PACSystems RX3i DNP3 Outstation Module IC695EDS001User's Manual PACSystems RX3i IEC 104 Server Module IC695EIS001User's Manual PACSystems RX3i IEC 104 Server Module IC695EIS001User's Manual	GFK-2314 GFK-2724 GFK-2939 GFK-2347 GFK-2301 GFK-2409 GFK-2439 GFK-2439 GFK-2448 GFK-2571 GFK-2737 GFK-2883 GFK-2892 GFK-2892 GFK-2911 GFK-2949 GFK-2929
RX7i Manuals	
PACSystems RX7i Installation Manual PACSystems RX7i User's Guide to Integration of VME Modules Series 90-70 Genius Bus Controller User's Manual	GFK-2223 GFK-2235 GFK-2017
Series 90 Manuals	
Series 90 Programmable Coprocessor Module and Support Software Series 90 PLC Serial Communications User's Manual Series 90-70 DLAN/DLAN+ Interface Module User's Manual Series 90-30 Genius Bus Controller User's Manual	GFK-0255 GFK-0582 GFK-0729 GFK-1034
Distributed I/O Systems Manuals	
Genius I/O System User's Manual Genius I/O Analog and Discrete Blocks User's Manual	GEK-90486-1 GEK-90486-2
In addition to these manuals, datasheets and product update documents describe	

In addition to these manuals, datasheets and product update documents describe individual modules and product revisions. The most recent PACSystems documentation is available on the GE Intelligent Platforms support website <u>http://support.ge-ip.com</u>.

Chapter 2 CPU Features & Specifications

This chapter provides details on the hardware features of the PACSystems CPUs and their specifications.

- Common CPU Features
- RX3i CPU Features and Specifications
- RX7i CPU Features and Specifications

2.1 Common CPU Features

2.1.1 Features Shared by All PACSystems CPU Models

- Programming in Ladder Diagram, Function Block Diagram, Structured Text and C.
- Floating point (real) data functions.
- Configurable data and program memory.
- Non-volatile built-in flash memory for user data (program, configuration, register data, and symbolic variable) storage. Use of this flash memory is optional.
- Configurable RUN/STOP Mode switch.
- Embedded serial and/or Ethernet communications (refer to comparison charts in *RX3i CPU Features and Specifications* and *RX7i CPU Features and Specifications*).
- Up to 512 program blocks. Maximum size for a block is 128KB.
- Auto Located Symbolic Variables, which allows you to create a variable without specifying a reference address.
- Bulk memory area accessed via reference table %W. The upper limit of this memory area can be configured to the maximum available user RAM.
- Larger reference table sizes, compared to Series 90* CPUs: 32Kbits for discrete %I and %Q and up to 32K words each for analog %AI and %AQ.
- Online Editing mode that allows you to easily test modifications to a running program. (For details on using this feature, refer to the programming software online help and *Proficy Logic Developer Getting Started*, GFK-1918.)
- Bit in word referencing that allows you to specify individual bits in a WORD reference in retentive memory as inputs and outputs of Boolean expressions, function blocks, and calls that accept bit parameters.
- In-system upgradeable firmware for CPU
- Indirect mechanism for upgrading firmware in backplane modules via the CPU.

2.1.2 Features Shared by Certain PACSystems CPU Models

- CPE305, CPE310 and CPE330 have battery-less retention of user memory when each is connected to its compatible Energy Pack.
- All prior models have battery-backed RAM for user data (program, configuration, register data, and symbolic variable) storage and clocks.
- CPE305, CPE310 and CPE330 models have coin battery backup for their real time clocks (elapsed time clock).
- CPE305, CPE310 and CPE330 models have the ability to upload and download data from a Removable Data Storage Device (RDSD).
- CPE305, CPE310 and CPE330 models support OPC-UA.
- CPE305, CPE310 and CPE330 models support Ethernet Global Data Class 1.

For a comparative review of CPU features, refer to *RX3i CPU Features and Specifications* and *RX7i CPU Features and Specifications*. Note that each specific feature may require a corresponding firmware release of the CPU firmware.

2.1.3 Firmware Storage in Flash Memory

The CPU uses non-volatile flash memory for storing the operating system firmware. This allows firmware to be updated without disassembling the module or replacing EPROMs. The operating system firmware is updated by connecting to the CPU with a PC compatible computer and running the software included with the firmware upgrade kit.

Each upgrade kit contains specific instructions for performing the upgrade. Depending on the CPU Model and Firmware Version, the method employed is one of the following:

- a) Use a serial port and the WinLoader utility (applies to CPU310, CPU315 & CPU320 models and to CPE305/CPE310 models containing firmware versions prior to v7.30)
- b) Use a USB port and memory stick for CPE305/CPE310 models with firmware version 7.30 and later
- c) Use an Ethernet port and a Web-based mechanism for RXi CPUs and CPE330.

2.1.4 Operation, Protection, and Module Status

Operation of the CPU can be controlled by the three-position RUN/STOP Switch or remotely by an attached programmer and programming software. Program and configuration data can be locked through software passwords. The status of the CPU is indicated by the CPU LEDs on the front of the module. For details, see *Indicators* for each PACSystems family.

Note: The RESET pushbutton is provided to support future features and has no effect on CPU operation in the current version.

2.1.5 Ethernet Global Data

Notes: Effective with RX3i Firmware Release 8.30², the CPE310/CPE305 CPUs also support EGD Class 1. Prior to that firmware release, EGD was only available in the RX3i via the RX3i Ethernet Interface Module (ETM001).

Effective with RX3i Firmware Release 8.60³, CPE330 also supports EGD Class 1.

Each PACSystems CPU supports up to 255 simultaneous EGD pages across all Ethernet interfaces in the Controller. EGD pages must be configured in the programming software and stored into the CPU. The EGD configuration can also be loaded from the CPU into the programming software. Both produced and consumed pages can be configured. PACSystems CPUs support the use of only part of a consumed EGD page, and EGD page production and consumption to the broadcast IP address of the local subnet.

The PACSystems CPU supports 2ms EGD page production and timeout resolution. EGD pages can be configured for a production period of 0, indicating the page is to be produced every output scan. The minimum period for these *as fast as possible* pages is 2 ms. Refer to the section, A3.6 for EGD configuration on Embedded Ethernet interface of CPE305/310.

During EGD configuration, PACSystems Ethernet interfaces are identified by their Rack/Slot location.

² Proficy Machine Edition Release 8.50 SIM 7 is required for EGD Class 1 on Embedded Ethernet interface of CPE305/CPE310.

³ Proficy Machine Edition Release 8.60 SIM 5 is required for EGD Class 1 on both LAN1 and LAN2 of CPE330. This PME version also supports Advanced Configuration Parameters for EGD on CPE330. Alternately, PME Release 8.60 (not SIM 5) supports EGD on CPE330 LAN1 only, and does not support Advanced Configuration Parameters for EGD.

2.1.6 OPC UA

Each PACSystems CPE305/CPE310/CPE330 supports Open Productivity and Connectivity Unified Architecture (OPC UA) Server communications on the embedded Ethernet port only.

For more information on OPC UA support refer to PACSystems RX7i & RX3i TCP/IP Ethernet Communications User Manual, GFK-2224 version M or higher (Chapter 10).

Note: Effective with CPE310/CPE305 Firmware Release 8.20, the CPE embedded Ethernet port supports OPC UA Server.

2.1.7 Removable Data Storage Devices (RDSDs)

The CPE305/CPE310/CPE330 CPUs provide the ability to transfer applications to and from Removable Data Storage Devices (RDSD). Typically, these are USB-compatible devices, such as a memory stick, smart phone, digital camera or an MP3 device. Once the data is copied to the RDSD, it can be written to other RX3i CPUs of the same type. In order to copy using RDSD, no PME programming software is needed. The RDSD interface requires a user-supplied flash memory device that complies with the USB 2.0 Specification.

The USB port must be enabled in the RX3i configuration in order to transfer data between the CPU and the RDSD. The compatible CPUs are shipped with the RDSD (USB) port enabled.

The RDSD load and store operations can include the following data:

- An entire application, including logic and configuration, reference table data, and cam files for Motion applications. (Motion files and local logic for DSM motion applications are supported.) Configuration can include Ethernet Global Data and Advanced User Parameters for the rackbased Ethernet interface. (Although a complete, unmodified application must be placed on the RDSD, you can use an *options.txt* file to download selected components of the application to the target CPU.)
- Passwords and OEM key, if any, are encrypted and written to the RDSD when the project is loaded from the CPU. When the project is stored to a CPU that has no passwords or OEM key, those are copied to the CPU.
 - **Note:** With Enhanced Security enabled, the RDSD update will fail if the RDSD source controller has Level 4 password protection and the destination controller is password protected, regardless of whether the passwords match.

With Legacy security, when the project is stored to a CPU that has passwords and/or OEM key, the passwords must match or the store will fail.

- Fault tables are written to the RDSD before and after a load to or store from the RDSD.
- If a hardware configuration that disables the USB port is successfully stored to the CPU, the fault tables will not be written to the RDSD at completion of the store operation.
- **Note:** The USB port is for transfer of application data only. It is not intended for permanent connection. Do not leave RDSD devices connected during normal operation.
- **Note:** When using RDSD, all programming software connections must be in the *Offline* state for the RDSD to function properly.
- Note: At the time of publication, CPE330 does not support Cfast memory cards as RDSD devices.

2.1.7.1 Uploading a Project from the CPU to the RDSD

Notes: Only one application project can be stored to the RDSD at a time. Before the RX3i writes the project to the RDSD, any previous application is removed; if a directory named *PACS_Folder* exists on the RDSD at the start of the upload, it is deleted with all of its contents.

Flash devices write in whole memory blocks and memory block sizes vary among devices. The amount of space used by a project may vary between RDSDs due to the differences in minimum block sizes and therefore the number of blocks used by a project. The minimum amount of memory required will be the size of the entire project plus an additional block for the *options.txt* file, if used.

- 1. Place the CPU that contains the project to be transferred in RUN Mode or STOP Mode.
- 2. If PME is online with the RX3i, either go Offline or select Monitor mode.
- 3. Insert the RDSD into the USB connector on the CPU. (After 1 2 sec, the RDSD LED turns solid green.)
- 4. For CPE305/CPE310, push the RDSD direction switch to the left (UPLOAD), then momentarily depress the START pushbutton. For CPE330, depress the RDSD UPLD pushbutton.
- 5. Do not remove the RDSD from the CPU during the transfer.
 - The RDSD LED blinks green during the transfer. This can take from 10 150 sec, depending upon the size of the project data.
 - The RDSD LED should turn solid green, indicating that the transfer completed successfully.
 - If the RDSD LED turns solid red, the transfer has failed. There will be a copy of the fault tables
 as they existed at the end of the attempted transfer on the RDSD. Insert the RDSD into a PC
 which has the PACS Analyzer software and select the *plcfaultafter.dat* file on the RDSD for
 fault table analysis by the Analyzer. The PACS Analyzer software can be downloaded from the
 Support website, http://support.ge-ip.com.
 - If the RDSD LED turns solid red, indicating an error, another RDSD operation cannot be initiated until the device is disconnected then reconnected.

Caution



- If the RDSD is removed during data transfer from the CPU, the integrity of the RDSD and the files on it cannot be guaranteed. The RDSD status LED may indicate an RDSD fault, and the CPU will abort the data transfer and remain in its current operating mode.
- The project files, consisting of the entire contents of the PACS_Folder directory and all of its subdirectories, loaded on the RDSD must *not* be modified. If they are modified, the files transferred to the CPU will be invalid.
- 6. When the RDSD LED turns solid green, indicating the transfer has been successfully completed, remove the RDSD from the CPU. The RDSD can now be used to transfer the application to other RX3i controllers of the same model type.

You can copy the entire *applications* directory to another USB device and use that device as the source for downloads to CPE305/CPE310/CPE330 CPUs, provided none of the files in that directory are changed in any way during the transfer.

2.1.7.2 Downloading a Project from the RDSD to the CPU

To download a project to the RX3i, the RDSD must contain a valid project, consisting of the hardware configuration, application logic, and reference memory in a compiled format (originating from another RX3i controller). The project files, consisting of the entire contents of the *PACS_Folder* directory and all of its subdirectories, loaded on the RDSD must *not* be modified. If they are modified, the files transferred to the CPU will be invalid.

By default, all project components are stored to the CPU and are written to flash. You can change this operation by placing an *options.txt* file on the RDSD as described below.

- 1. Ensure that the RX3i is in STOP Mode
- 2. If PROFICY Machine Edition is online with the RX3i, either go Offline or select Monitor mode.
- 3. Connect the RDSD to the USB connector on the CPU that will be receiving the files. The RDSD LED turns solid green.
- 4. For CPE305/CPE310, move the RDSD direction switch to the right (DOWNLOAD), then momentarily depress the START pushbutton. For CPE330, depress the RDSD DNLD pushbutton.
- 5. Do not remove the RDSD from the CPU during the transfer.
 - If the target name in the RDSD is different from the target name in the RX3i, the RDSD LED will blink red. If this is expected or acceptable, momentarily depress the START pushbutton again.
 - The RDSD LED blinks green during the transfer. This can take from 10 150 sec, depending upon the size of the project data.
 - The RDSD LED should turn solid green, indicating that the transfer completed successfully. Unless the RUN/STOP Switch has been disabled in the hardware configuration just stored, it can be used to place the RX3i into RUN Mode after the transfer.
 - If the RDSD LED turns solid red, the transfer has failed.
 - The target memory area(s) in the CPU are cleared. For example, if only the Logic is being download from the RDSD and the store fails (e.g. stick pulled, problem with transfer or data), Logic memory is cleared following the failed RDSD download. If other memory areas were also queued up for transfer, those memory areas are also cleared as a result of the failure.
 - There will be a copy of the fault tables as they existed at the end of the attempted transfer on the RDSD. Insert the RDSD into a PC which has the PACS Analyzer software and select the *plcfaultafter.dat* file on the RDSD for fault table analysis by the Analyzer.
 - If the RDSD LED turns solid red, indicating an error, another RDSD operation cannot be initiated until the device is disconnected then reconnected.

Caution



If the RDSD is removed during data transfer to the CPU, the RX3i controller will generate a fatal fault (sequence store fault) and SYS FLT LED will turn red. You will need to clear the fault tables through a programmer connection or by power cycling the CPU with the Energy Pack disconnected before attempting to download again. Each type of data being downloaded (logic, config, and/or data) is cleared within the target CPU.

6. When the RDSD LED turns solid green, indicating the transfer has been successfully completed, remove the RDSD from the CPU.

The RUN/STOP Switch can be used to place the RX3i into RUN Mode after the transfer, unless it has been disabled in the hardware configuration just stored. If the RUN/STOP Switch is disabled, you will first need to connect with the programmer to place the RX3i in RUN Mode.

2.1.7.3 Using an Options.txt File to Modify Download Operation

An *options.txt* file can be used to modify the operation of the RDSD during a store to the RX3i. This is a plain-text file which can contain some or all of the following statements, in any order. The format of each option line is the option keyword, followed by a space, followed by either a capital Y or a capital N. The option keyword must be spelled exactly as indicated below. If an option statement is omitted from the file, the default value will be used.

If you want to use all of the default operations, *the options.txt* file is not necessary.

Options.txt File Format

Option Keyword	Default value	Description
Download_LogicAndCfg	Y (yes)	Logic and configuration are copied to the CPE305/CPE310/CPE330 (including symbolic variables)
Download_Data	Y (yes)	Reference memory is copied to the CPE305/CPE310/CPE330 (excluding symbolic variables)
Download_CamFiles	Y (yes)	CAM files are copied to the CPE305/CPE310/CPE330
Write_Flash	Y (yes)	The downloaded CPE305/CPE310/CPE330 contents (as specified by the above keywords) by default will be written to flash upon completion of the store

Sample options.txt File

If the following *options.txt* file is present on the RDSD, logic, configuration and reference data are copied to the CPU, and files are written to flash. Cam files are not copied.

Download_LogicAndCfg Y Download_Data Y Download_CamFiles N Write_Flash Y

2.1.7.4 Security

When the application is written to the RDSD from a controller that has passwords and/or an OEM key defined, the passwords and OEM key are encrypted and stored on the RDSD. When the project is written from the RDSD to a CPE305/CPE310/CPE330, the passwords and OEM key are copied to it.

If an OEM key is defined on the RDSD, when transfer is complete, the OEM protection will be enabled (locked). When an application is being stored to a CPE305 that already has passwords and/or an OEM key defined, the passwords/key on the RDSD must match the passwords/key in the target CPE305/CPE310/CPE330, or the transfer will fail.

2.1.7.5 RDSD Error Reporting

Errors are indicated when the RDSD LED becomes solid red (not blinking). All errors are reported in the Controller fault tables. If the Controller has faults in its fault tables before it receives a store, the fault tables are written to *plcfaultbefore.dat* and *iofaultbefore.dat* on the RDSD. If the Controller has faults in its fault tables after it receives a store, the fault tables are written to *plcfaultbefore.dat* and *iofaultbefore.dat* on the RDSD. If the Controller has faults in its fault tables after it receives a store, the fault tables are written to *plcfaultafter.dat* and *iofaultafter.dat* on the RDSD. Previous versions of these files are deleted before the transfer. If either fault table is empty, the corresponding file is not written and will not be present.

To read any of the *.dat* files mentioned above, open PACS Analyzer. In *settings*, enable *file analyze*. Then click the *file analyze* button on the main screen. Select as *Input File* the *.dat* file to be analyzed. Select as *Output File* the filename and folder into which you wish to desposit the resulting text. The text will be in English.

If a hardware configuration that disables the USB port is stored to the CPU, the fault tables will not be written to the RDSD at completion of the store operation because the USB port will be disabled at the end of the store process.

2.2 RX3i CPU Features and Specifications

	CPU310	CPU315	CPU320/ CRU320 ⁴	CPE305	CPE310	CPE330
Lifecycle Phase	Discontinued - use CPE310	Mature - use CPE310 or CPE330	Mature - use CPE330	Active	Active	Active
Microprocessor Specification	300 MHz Intel Celeron	1 GHz Intel Celeron M	1 GHz Intel Celeron M	1.1 GHz Intel Z510PT Silverthorne XL "Atom"	1.1 GHz Intel Z510PT Silverthorne XL "Atom"	1 GHz AMD G-Series Dual Core SoC GX-209HA
Operating System	VxWorks	VxWorks	VxWorks	VxWorks	VxWorks	VxWorks
#RX3i Slots Occupied	2	2	2	1	2	2
Backplane	<	Supports H	ligh-Speed PCI IC695	* and Serial IC694* I	Modules	>
Temperature Range						
RX3i	0°C to 60°C	0°C to 60°C	0°C to 60°C	0°C to 60°C	0°C to 60°C	0°C to 60°C
Power Requirements						
RX3i +3.3Vdc	1.25 A	1.0 A	1.0 A	1.0 A 1.0 A	1.0 A 1.0 A	0 A
RX3i +5 Vdc	1.0 A	1.2 A	1.2 A	(up to 1.5 A if USB draws 0.5A)	(up to 1.5 A if USB draws 0.5A)	0 A
RX3i +24Vdc Relay with Energy Pack				0.5 A at start-up; 0.1 A otherwise	0.5 A at start-up; 0.1 A otherwise	0.750 A
RX3i +24Vdc Relay w/o Energy Pack						0.625 A
Memory Backup Mechanism ⁵	Battery see GFK-2741	Battery see GFK-2741	Battery see GFK-2741	Energy Pack: IC695ACC400	Energy Pack: IC695ACC400	Energy Pack: IC695ACC402
Firmware Upgrade						
CPU Firmware Upgrade Mechanism	<	WinLoader/Serial Po	rt>	v7.30 & later: USB earlier: WinLoader/ Serial Port	v7.30 & later: USB earlier: WinLoader/ Serial Port	Web Interface / Ethernet Port
Indirect Backplane Module Upgrade	<		WinLoader/Serial Por	t	>	Web Interface / Ethernet Port
Program Portability						
Direct Import (with limitations) ⁶					CPU310, CPU315	CPU315, CPU320

⁴ For CRU-type CPUs, see Redundancy section at bottom of this table.

⁵ See Battery Compatibility and Memory Retention (Time in Days at 20°C) in GFK-2741 ⁶ See corresponding IPI for target CPU.

Chapter 2. CPU Features & Specifications

	CPU310	CPU315	CPU320/	CPE305	CPE310	CPE330
	CP0310	CPUSIS	CRU3204	CPESUS	CPESIO	CPESSO
Program Security						
Secure Boot						pending
Trusted Platform Module (TPM)						Y
Program Storage						
Battery-backed RAM	10 Mbytes ⁷	20 Mbytes ⁷	64 Mbytes ⁷	5 Mbytes ⁸	10 Mbytes ⁸	64 Mbytes ⁸
Non-Volatile Flash	10 Mbytes	20 Mbytes	64 Mbytes	5 Mbytes	10 Mbytes	64 Mbytes
Battery Life Expectancy, RAM Backup ⁵	see GFK-2741	see GFK-2741	see GFK-2741			
Life Expectancy, Energy Pack Capacitors				5 years	5 years	5 years
Programming Capabilities						
Max Number of Program Blocks	512	512	512	512	512	512
Program Block Max Size	128 KB	128 KB	128 KB	128 KB	128 KB	128 KB
Discrete Reference Memory (%I, %Q) ⁹	32 Kbits	32 Kbits	32 Kbits	32 Kbits	32 Kbits	32 Kbits
Analog Reference Memory (%AI, %AQ) ⁹	32 Kwords	32 Kwords	32 Kwords	32 Kwords	32 Kwords	32 Kwords
Bulk Reference Memory (%W) ⁹	Up to max user RAM	Up to max user RAM	Up to max user RAM	Up to max user RAM	Up to max user RAM	Up to max user RAM
Managed Memory (Symbolic + I/O Variables) ^{9,10}	up to 10 Mbytes	up to 20 Mbytes	up to 64 Mbytes	up to 5 Mbytes	up to 10 Mbytes	up to 64 Mbytes
Floating Point	У	У	У	У	У	У
Ladder Diagram (LD)	У	У	У	У	У	У
Function Block Diagram (FBD)	У	У	У	У	У	У
Structured Text (ST)	У	У	У	У	У	У
PID Built-In Function Block	У	У	У	У	У	У
"C" Language External Blocks	У	У	У	У	У	У
Auxiliary Storage						
CFast						pending
Remote Data Storage Device (RDSD)				Y - USB	Y - USB	Y - USB

⁷ Battery-backed RAM.

⁸ RAM backup with compatible Energy Pack attached.

⁹ Note: Whenever the size of any reference memory is changed, the content of the corresponding reference memory is automatically cleared.
 ¹⁰ For discussion of memory types and how they are managed, refer to PACSystems RX7i and RX3i CPU Programmer's Reference Manual, GFK-2950 Chapter 3.

Chapter 2. CPU Features & Specifications

	CPU310	CPU315	CPU320/ CRU320 ⁴	CPE305	CPE310	CPE330
Communications						
Ethernet Non-Switched RJ-45 (dedicated NIC)						10/100/1000 ×1
Ethernet Switched RJ-45 (shared NIC) 10BaseT/100BaseT RJ-45				10/100 ×1	10/100 ×1	10/100/1000 ×2
				Built-in	Built-in	Built-in
Ethernet Communications Platform	ETM001 only	ETM001 only	ETM001 only	and/or ETM001	and/or ETM001	and/or ETM001
Advanced User Parameters (AUP file) config	N/A	N/A	N/A	Y ¹¹	Y ¹¹	Ν
RS-232	9-pin D-conn x1	9-pin D-conn x1	9-pin D-conn x1	RJ-25 conn x1	9-pin D-conn x1	N/A
RS-485	15-pin D-conn x1	15-pin D-conn x1	15-pin D-conn x1		15-pin D-conn x1	N/A
USB				USB-A 2.0 ×1	USB-A 2.0 x1	USB-A 2.0 or USB-A 1.1 ×1
Protocols						
Modbus RTU Slave	Y	Y	Y	Y	Y	N/A
SNP Slave	Y	Y	Y	Y	Y	N/A
Serial I/O	Y	Y	Y	Y	Y	N/A
SRTP (# simultaneous server connections)				up to 2	up to 2	up to 48
Modbus TCP (# simultaneous server connections)				up to 16	up to 16	up to 16
SRTP Channel <u>or</u> Modbus TCP Client (# simultaneous)				up to 16	up to 16	up to 32
Ethernet Global Data (EGD)				FW 8.30 & later ¹²	FW 8.30 & later ¹²	FW 8.60 & later12
Number of EGD Exchanges (max) ¹³				255	255	255
Selective Consumption of EGD				Y	Y	pending
PROFINET				Ν	Ν	pending
OPC-UA Server ¹⁴				FW 8.20 & later ¹⁵	FW 8.20 & later ¹⁵	Y ¹⁵
Remote Station Manager over UDP				Y	Y	Y - limited
Station Manager over Serial Comm Port	via ETM001	via ETM001	via ETM001	via ETM001	via ETM001	via ETM001

¹¹ Refer to PACSystems RX7i & RX3i TCP/IP Ethernet Communications User Manual, GFK-2224M or later for supported AUPs.

¹⁴ For a discussion of OPC UA, refer to PACSystems RX7i & RX3i TCP/IP Ethernet Communications User Manual, GFK-2224M Chapter 10.

¹⁵ Supports up to 12,500 Variables and up to 5 sessions.

¹² EGD Class 1 only

¹³ Limit is per target, so all producers and consumers in the rack are counted towards this limit.


Chapter 2. CPU Features & Specifications

	CPU310	CPU315	CPU320/ CRU320 ⁴	CPE305	CPE310	CPE330
Time-of-Day Clock						
Time-of-Day Clock Accuracy (@60°C)	±2 secs/day	±2 secs/day	±2 secs/day	±2 secs/day	±2 secs/day	±2 secs/day
Elapsed Time Clock (internal timing) accuracy	±0.01% max	±0.01% max	±0.01% max	±0.01% max	±0.01% max	±0.01% max
Simple Network Time Protocol (SNTP) accuracy to timestamp ¹⁶	±2 ms using ETM001	±2 ms using ETM001	±2 ms using ETM001	±2 ms using ETM001	±2 ms using ETM001	±2 ms using ETM001
RTC Battery Backup				Y	Y	Y
RTC Battery Life expectancy				5 years	5 years	5 years
Redundancy Features			Model CRU320 only			Configurable in CPE330
Memory Error Checking and Correction (ECC)			Single bit correcting & Multiple bit checking			same - pending
Switchover Time (max) ¹⁷			1 logic scan			same - pending
Switchover Time (min) ¹⁷			3.133 ms			same - pending
Max data in redundancy transfer list ¹⁸			2 Mbytes			same - pending
Redundant Synchronized Links Supported			RMX128 x2 max RMX228 x2 max			same - pending

¹⁶ SNTP is not supported by the embedded CPU Ethernet interfaces at time of publication. Use ETM001 for SNTP.

 ¹⁷ Switchover time is defined as the time from failure detection until backup CPU is active in a redundancy system.
 ¹⁸ Symbolic variable and Reference data can be exchanged between redundancy controllers, up to the stipulated limit.

2.2.1 CPE330





2.2.1.1 Serial Ports CPE330

CPE330 is not equipped with a serial port. Use the embedded Ethernet ports for all communications with the CPU; use IC695CMM002 or IC695CMM004 modules for serial communications.

2.2.1.2 Ethernet Ports CPE330

CPE330 supports two independent 10/100/1000 Ethernet Local Area Networks (LANs).

- LAN1 connects to the uppermost RJ-45 connector (Figure 1). It is not switched.
- LAN2 connects to the two lower RJ-45 connectors. They are switched internally.

Space is provided beside each connector (Figure 1) to record the IP address used on each LAN.

Each of the embedded Ethernet interfaces automatically senses the data rate (10 Mbps or 100 Mbps or 1 Gbps), communications mode (half-duplex or full-duplex), and cabling arrangement (straight-through or crossover) of the attached link.

Any of the embedded Ethernet ports may be used to communicate with the Proficy Machine Edition (PME) programming and configuration software using the Service Request Transport Protocol (SRTP, a proprietary GE protocol, used primarily for communication with the programmer).

For default IP Address and other details, refer to *Establishing Initial Ethernet Communications*, Section 3.4.1.

Ethernet Network Configuration CPE330

The user must be careful when assigning IP Addresses and Subnet Masks for CPE330:

- Each LAN supports a unique IP Address
- LAN1 and LAN2 interfaces should not be configured for the same network unless they are both physically connected to the same network.

By default, PME prohibits configuring both LAN interfaces on an overlapping IP subnet.

Care must also be taken when assigning IP Addresses and subnet masks to each LAN so that each network does not overlap any remote subnets in the network infrastructure:

- Subnets overlap with one another when the subnet portions of the IP Addresses are not completely unique
- Overlapping subnets may result in intermittent Ethernet communications, or none at all. This would be due to packets being routed to the wrong LAN.
- Duplicate IP Addresses may also result in intermittent Ethernet communications, or none at all. This is due to collisions on the LAN induced by two devices with the same IP Addresses communicating at the same time.

Ethernet Gateway Operation CPE330

The CPE330 allows configuration of an Ethernet gateway on both LAN1 and LAN2. Since the CPE330 contains two LAN interfaces, each one supporting a unique IP Address, only one gateway is active at a time.

- Whenever a gateway is configured on only one of the two LAN interfaces and the other is not configured (0.0.0.0), the single gateway is shared by both interfaces;
- Whenever a gateway is configured on both LAN interfaces, the LAN1 gateway is given priority over the LAN2 gateway as long as LAN1 is functional. For example, in the event the LAN1 cable is disconnected, the CPE330 will use the LAN2 gateway as a backup.

2.2.1.3 Switches CPE330



The RDSD and RUN/STOP Switches are located behind the protective door, as shown in Figure 2. Refer to *RUN/STOP Switch Operation* in Chapter 4. The Reset pushbutton, located just above these switches, is currently not used.

Figure 2: CPE330 RUN/STOP Switch and RDSD Switches

RDSD Switch Operation CPE330

RDSD Pushbuttons	Function	
RDSD UPLD	Loads user program or data from CPU to RDSD.	
RDSD DNLD	Stores user program or data from RDSD to CPU.	

Refer to Removable Data Storage Devices (RDSDs) for full description of RDSD functionality.

2.2.1.4 Indicators CPE330

CPE330 LED	LED St	ate	Operating State
CPU OK	•	On Green	CPU has passed its power-up diagnostics and is functioning properly. (After initialization sequence is complete.)
	0	Off	Power is not applied or CPU has a problem, which may be indicated by blink pattern.
	*	Blinking Other LEDs off	CPU in STOP-Halt state; possible watchdog timer fault. If PME cannot connect, cycle power with charged Energy Pack attached and refer to fault tables.
RUN	*	Blinking in unison	CPU is updating an internal programmable hardware device.
OUT EN	*		
RUN	•	On Green	CPU is in RUN Mode.
	0	Off	CPU is in STOP Mode.
OUT EN	•	On Green	Output scan is enabled.
	Ο	Off	Output scan is disabled.
FORCE	•	On Amber	Override is active on a bit reference.
	0	Off	No Overrides active in I/O Reference Tables.
RDSD	٥	On Green	USB or Cfast Device detected (No Activity)
	4	Blinking Green	Port activity detected on USB or Cfast Interface
	0	Off	No port activity detected on USB or Cfast Interface
	•	On Red	RDSD Failure
	*	Blinking Red	Target name mismatch: Press same RDSD pushbutton again to dismiss.
SYS FLT	•	On Red	CPU is in Stop/Faulted mode: a fatal fault has occurred.
	O	Off	No fatal faults detected.

Ethernet Indicators CPE330 (part of RJ-45 connectors) On CON

LED	LED S	State	Operating State
LINK (upper)	•	On Green	The corresponding link is physically connected.
	4	Blinking Green	Traffic is detected at the corresponding port.
	0	Off	No connection detected at the corresponding port.
1Gbps (lower)	•	On Amber (LAN1) or	Corresponding network data speed is 1 Gbps.
	•	On Green (LAN2)	
	0	Off	Corresponding network data speed is 100 Mbps or 10 Mbps.

2.2.1.5 Replacement of Real-Time Clock Battery on CPE330

The CPE330 is shipped with a real time clock (RTC) battery installed (see Figure 3). There is no isolation barrier between the battery and the circuit. This battery will need to be replaced periodically. Typically, no action is required during initial installation.

Should the RTC battery fail, the CPU date and time will be reset to 12:00 AM, 01-10-2000 at start-up. The CPU operates normally with a failed or missing RTC battery; however, the initial CPU time-of-day (TOD) clock information will be incorrect.

There are no diagnostics or indicators to monitor RTC battery status. The RTC battery has an estimated life of 5 years and must be replaced every 5 years on a preventative maintenance schedule.

To replace a depleted battery,

- 1. Power down the RX3i rack.
- 2. Disconnect cables attached to the CPE330 module, labeling each for later reconnection.
- 3. Remove the CPE330 module.
- 4. Take the CPE330 module to a clean environment.
- 5. Place the module on a workbench with the heat-sink side down.
- 6. With ESD protection in place, remove the four screws holding the upper side sheet metal in place.
- 7. Remove the sheet metal. This exposes the circuit board, connectors and coin battery shown in Figure 3.
- 8. Using a non-conductive pliers, grip the battery and simultaneously hold back the retaining clip so it is clear of the battery.
- 9. Remove the depleted battery and dispose of it by an approved method.
- 10. Install the replacement battery so that the inscribed positive face is towards the green connector (i.e. downwards as shown in Figure 3).
- 11. Check that the retaining clip has engaged the edge of the newly installed battery.
- 12. Replace the sheet metal cover.
- 13. Tighten all four retaining screws to 0.9Nm (8 in-lbs).
- 14. Restore the CPE330 module to its original location and secure it in place.
- 15. Reconnect all cables to their original connectors.
- 16. Turn power on to the RX3i rack.
- 17. If needed, set the current date and time via PME or using SVC_REQ 7 (refer to PACSystems RX7i and RX3i CPU Programmer's Reference Manual, GFK-2950 Chapter 6).

Note: Battery replacement on CPE305 & CPE310 is different: see Figure 8.

Replacement Real-Time Clock Battery

The replacement battery must be IC690ACC001 from GE Intelligent Platforms, or equivalent, such as Rayovac Lithium BR2032 Coin Cell 3V 190mAh -40°C to +85°C.




Figure 3: Location and Orientation of Real-Time Clock Battery in CPE330



Warning

Use of a different type of battery than that specified here may present a risk of fire or explosion.

Battery may explode if mistreated. Do not recharge, disassemble, heat above 100°C (212°F), or incinerate.

Caution

.

To avoid damage from electrostatic discharge, use proper precautions when performing these procedures:

- Wear a properly functioning antistatic strap and be sure that you are fully grounded. Never touch the printed circuit board, or components on the board, unless you are wearing an antistatic strap.
- Any surface upon which you place the unprotected circuit board should be static-safe, facilitated by antistatic mats if possible.

Extra caution should be taken in cold, dry weather, when static charges can easily build up.

2.2.2 CPE305 and CPE310



Figure 4: IC695CPE305 Front View




Figure 5: IC695CPE310 Front View

2.2.2.1 Serial Ports

These ports provide serial interfaces to external devices and can be used for firmware upgrades. For serial port pin assignments, electrical isolation, and details on serial communications, refer to Chapter 5.

CPE305: one RS-232 port (using RJ-25 connector).

CPE310: one RS-232 port (COM1) and one RS-485 port (COM2).

The RS-232 port does not supply the 5Vdc power offered by other RX3i and Series 90-30 CPUs. Use cable IC693CBL316 to connect to the serial RJ-25 port on the CPE305. This 3m shielded cable provides a 9-pin D-connector on the other end.

2.2.2.2 Ethernet Port


The embedded Ethernet interface connects via one RJ-45 Ethernet port that automatically senses the data rate (10 Mbps or 100 Mbps), communication mode (half-duplex or full-duplex), and cabling arrangement (straight-through or crossover) of the attached link.

The embedded Ethernet interface supports communications with the Proficy Machine Edition (PME) programming and configuration software using the proprietary SRTP protocol. The CPE305/CPE310 CPUs provide two SRTP-server connections.

Refer to Establishing Initial Ethernet Communications, Section 3.4.1.

2.2.2.3 Switches CPE305 & CPE310

The RDSD and RUN/STOP Switches are located behind the protective door, as shown in Figure 6 and Figure 7. Refer to *RUN/STOP Switch Operation* in Chapter 4. The Reset pushbutton is not used.



RDSD Switch Operation CPE305 & CPE310

RDSD Switches	Function	
Start pushbutton	Pressing this switch initiates RDSD data transfer. (The three-position switch must have previously been set to Upload or Download.)	
	See <i>Removable Data Storage Devices (RDSDs)</i> for full description of RDSD functionality.	
Three-position switch	Enables/disables RDSD data transfer and selects the direction of data transfer.	
Upload	Loads application from CPU to RDSD.	
Off Disables RDSD data transfer.		
Download	Stores application from RDSD to CPU.	

2.2.2.4 Indicators CPE305 & CPE310

CPU Indicato	ors On	🗱 Blinking 🛛 Of	f
CPE305 LED	CPE310 LED	LED State	CPU Operating State
ОК	СРU ОК	 On Green 	CPU has passed its power-up diagnostics and is functioning properly. (After initialization sequence is complete.)
		o Off	CPU problem. RUN and OUTPUTS ENABLED LEDs may be blinking in an error code pattern, which can be used by technical support for troubleshooting. This condition and any error codes should be reported to your technical support representative.
		Blinking Other LEDs of	CPU in STOP-Halt state; possible watchdog timer fault. Refer to the fault tables. If PME cannot connect, cycle power with a charged Energy Pack attached and refer to fault tables.
ОК	CPU OK	🔹 Blinking in	CPU is in boot mode and is waiting for a firmware
EN	OUTPUTS ENABLED	🔹 unison	update through a serial port.
RN	RUN	• On Green	CPU is in RUN Mode.
		o Off	CPU is in STOP Mode.
EN	OUTPUTS ENABLED	• On Green	Output scan is enabled.
		ပ Off	Output scan is disabled.
I/O FORCE	I/O FORCE	o On Yellow	Override is active on a bit reference.
STATUS	STATUS	🗱 🛛 Blinking Gree	n Energy Pack charging; not yet charged above the minimum operating voltage.
		• On Red	Energy Pack circuit fault.
		🜻 🛛 Blinking Red	Energy Pack near its end-of-life and should be replaced soon.
		 On Green 	Energy Pack is charged above its minimum operating voltage.
		o Off	Energy Pack not connected.
SYS FLT (System Fault)	SYS FLT	 On Red 	CPU is in Stop/Faulted mode because a fatal fault has occurred.
СМ	COM1	💠 🛛 Blinking Gree	n Signals activity on serial port COM1.
		o Off	No activity on serial port COM1.
N/A	RDSD / COM2	Blinking Gree	n Signals activity on serial port COM2.
		o Off	No activity on serial port COM2. (RDSD <i>not</i> attached)

CPE305 LED	CPE310 LED	LED State		RDSD Operating State
	SYS FLT	•	On Red	The RDSD has been removed during a store. The
	RDSD / COM2	o 🛟	Off or Blinking Green	CPU must be power cycled to resume RDSD operations.
RDSD ¹⁹	RDSD ¹⁹ /COM2	•	On Green	Valid RDSD connected or data transfer complete.
		*	Blinking Green	Data transfer in progress.
		•	On Red	RDSD fault. Check for and correct the following conditions:
				 CPU type mismatch with project on RDSD. Data transfer error. Corrupted or invalid USB file system. Insufficient space on RDSD.
			Blinking Red	RDSD-Controller project name mismatch.
		0	Off	RDSD not attached or USB port is disabled.

RDSD Indicators CPE305 & CPE310 On Blinking Off

Ethernet Indicators CPE305 & CPE310 On Blinking Off

LED	LED State		CPU Operating State
100	•	On Green	Network data speed is 100 Mbps.
	0	Off	Network data speed is 10 Mbps.
LINK	On Green		The link is physically connected.
	*	Blinking Green	Traffic is detected at the corresponding port.
	0	Off	No connection detected.

¹⁹ RDSD active: RDSD attached to USB-A RDSD port.

2.2.2.5 Real-Time Clock Battery CPE305 & CPE310

The CPE305 and CPE310 are both shipped with a real time clock (RTC) battery (IC690ACC001) installed (Figure 8), and with an isolation barrier on the battery. Remove the isolation barrier via its pull-tab before installing the CPE305 or CPE310 module; otherwise the battery will not function.

There are no diagnostics or indicators to monitor RTC battery status.

The RTC battery has an estimated life of 5 years and must be replaced every 5 years on a preventative maintenance schedule.

If the RTC battery fails, the CPU date and time is reset to 12:00 AM, 01-10-2000 at startup. The CPU operates normally with a failed or missing RTC battery; only the initial CPU TOD clock information will be incorrect.

Note: Battery replacement on CPE330 is different. See Figure 3.




Figure 8: Accessing Real-Time Clock Battery (CPE305 and CPE310)

Replacing the Real-Time Clock Battery in CPE305/CPE310

The replacement battery must be IC690ACC001 from GE Intelligent Platforms, or equivalent, such as Rayovac Lithium BR2032 Coin Cell 3V 190mAh -40°C to +85°C.



Warning

Use of a different type of battery than that specified here may present a risk of fire or explosion.

Battery may explode if mistreated. Do not recharge, disassemble, heat above 100°C (212°F), or incinerate.

Caution

To avoid damage from electrostatic discharge, use proper precautions when performing these procedures:

- Wear a properly functioning antistatic strap and be sure that you are fully grounded. Never touch the printed circuit board, or components on the board, unless you are wearing an antistatic strap.
- Any surface upon which you place the unprotected circuit board should be static-safe, facilitated by antistatic mats if possible.

Extra caution should be taken in cold, dry weather, when static charges can easily build up.

Battery Removal Method 1

- 1. Power down the rack and remove the CPU from the backplane.
- 2. Using a curved probe with a non-conducting surface, for example a non-metallic dental pick, reach in from the back of the module and pull the battery out of its retaining clip. (You can use needle-nose pliers to grasp the battery and pull it the rest of the way out.)

Sample Tool for Battery Removal



Battery Removal Method 2

- 1. Power down the rack and remove the CPU from the backplane.
- 2. Squeeze both sides of the module and remove the front section of the plastic housing.
- 3. Lift the two clips on the side of the plastic housing to release the circuit board and pull the board out of the housing.
- 4. Pull the battery out of its retaining clip.

Installing a New RTC Battery

Install the battery with the positive (+) side up. That is, with the + side away from the board and toward the housing plastic.

2.2.2.6 Backward Compatibility of CPE330 with CPU320 or CPU315

The CPE330 may be interchanged with a corresponding CPU320 with no upgrade to Proficy Machine Edition (PME) software. Logic and configuration equality in PME are maintained when storing the same project to either a CPU320 or a CPE330.

An *Extra Option Module* fault is logged in the Controller Fault Table after downloading a CPU320 configuration to a CPE330. This indicates that the Embedded Ethernet interface did not receive a configuration. This fault is expected and does not interfere with normal controller operation.

Migration of CPU315 applications to the CPE330 is possible with no upgrade to PME by converting them to a CPU320 application and storing the project to the CPE330.

Versions of PME with native CPE330 support allow either a CPU320 or a CPE330 configuration to be stored to the CPE330. When a CPE330 is configured as a CPU320, Ethernet properties cannot be configured. However, the embedded Ethernet ports may be used with their default IP Addresses.

Since CPE330 has no serial ports, any serial port activity associated with the previous CPU320 application needs to be migrated to a suitable rack-based module (IC695CMM002 or IC695CMM004).

2.2.2.7 Backward Compatibility of CPE310 with CPU310

The CPE310 may be swapped with a CPU310 with no upgrade to the Proficy Machine Edition Logic Developer-PLC programming software. Logic and configuration equality in the programming software is maintained when storing the same project to either a CPU310 or a CPE310. Proficy Machine Edition versions that recognize the CPE310 (7.0 SIM3 and newer), allow either a CPU310 configuration or a CPE310 configuration to be stored to the CPE310. For all programming software versions (both current and legacy) a CPU310 device can accept only a CPU310 configuration.

Legacy CPU310 Projects

The CPE310 supports CPU310 projects. Proficy Machine Edition versions earlier than 7.10 SIM 3 interpret the CPE310 as a CPU310. The CPE310 can be configured as a CPU310 using Proficy Machine Edition versions as old as 5.5, Service Pack 1.

RDSD Port

If a CPU310 configuration is stored to a CPE310, the RDSD port is enabled to allow you to transfer CPU310 projects to CPE310 models without using Proficy Machine Edition.

Fault Behavior

Faults related to the embedded CPE310 Ethernet interface may be generated on power-up, as detailed in the following section.

Replacing a CPU310 with a CPE310

- A CPE310 that is configured as a CPU310 logs the following faults in the Controller fault table:
 - *A LAN Transceiver Fault* is generated because the RX3i system detects that the embedded Ethernet module does not have a network connection.
 - An *Extra Option Module* fault is generated because the embedded Ethernet module is detected as an unconfigured module.
 - If the Energy Pack capacitor pack is disconnected or fails, the legacy faults for a missing or failed battery are logged.
- When a CPE310 is configured as a CPU310, Ethernet properties cannot be configured and there should be no cable connected to the Ethernet port.
- When a CPE310 is configured as a CPU310, the Show Status dialog box in Proficy Machine Edition displays *CPU310A*.

2.2.2.8 CPE310 versus CPU310 Performance Differences

The following differences should be considered when converting legacy applications or developing new applications.

 Some exceptionally lengthy CPE backplane operations, such as MC_CamTableSelect, Data Log and Read Event Queue functions, will take longer to complete compared to other RX3i CPU models, and may delay backplane operations to IC695 modules.

For example, when an MC_CamTableSelect function block is executed on the PMM335 module, the CPU's acknowledgement of the PMM355 module interrupt may be delayed. In this situation, you may see the following fault in the I/O Fault Table, even when the interrupt has not been dropped: *Error initiating an interrupt to the CPU*.

- Performance specifications for many features, such as power-up time, function block execution times and I/O module sweep times have changed. For details, refer to Appendix A.
- The RS-232 port on the CPE310 does not provide 5Vdc power on pin 5.

2.2.2.9 CPU305 Performance Differences vs. CPE310 and Legacy RX3i CPUs

The CPE305 exhibits the same performance differences as listed above for the CPE310.

The CPE305 supports legacy CPU310 projects that fit within 5 Mbytes of user memory. *The project configuration must be changed to support this conversion*.

Because the CPE305 has less user memory than the other RX3i CPUs, operations that involve transferring large files could fail.

For example, depending on the number and sizes of Data Log files already stored, the Get_DL (Get Data Log) command could fail with a C10 hex (file transfer failure occurred while sending the data log file to the CPU) error. To correct this error

- 1. Upload the data logs to Machine Edition and delete the logs from the CPU.
- 2. Take steps to reduce the size of the log file, such as reducing the number of samples, the sample rate, or the number of parameters logged.

2.2.3 CPU315 and CPU320/CRU320

CPU OK RUN OUTPUTS ENABLED SYS FLT CPU320 CPU320 CPU320 COM 1 COM 1 COM 2 COM 2

Figure 10: IC695CPU320 Front View

2.2.3.1 Serial Ports CPU315, CPU320 & CRU320

Each CPU has two independent, on-board serial ports, accessed by connectors on the front of the module. COM1 and COM2 provide serial interfaces to external devices. Either port can be used for firmware upgrades. For serial port pin assignments, electrical isolation, and details on serial communications, refer to Chapter 5.

2.2.3.2 Indicators CPU315, CPU320 & CRU320

Eight CPU LEDs indicate the operating status of various CPU functions. Two Comm LEDs indicate activity on COM1 and COM2.

LED State On ♣ Blinking ○ Off			CPU Operating State
CPU OK	•	On Green	CPU has passed its power-up diagnostics and is functioning properly. ²⁰
	0	Off	CPU problem. RUN and OUTPUTS ENABLED LEDs may be blinking in an error code pattern, which can be used by technical support for troubleshooting. This condition and any error codes should be reported to your technical support representative.
	*	Blinking Green Other LEDs off	CPU in Stop/Halt state; possible watchdog timer fault. Refer to the fault tables. If PME cannot connect, cycle power with battery attached and refer to fault tables.
CPU OK	*	Blinking in unison	CPU is in boot mode and is waiting for a firmware
RUN	*		update through a serial port.
OUTPUS ENABLED	*		
RUN	•	On Green	CPU is in RUN Mode.
	Ο	Off	CPU is in STOP Mode.
OUTPUTS ENABLED	•	On Green	Output scan is enabled.
	0	Off	Output scan is disabled.
I/O FORCE	0	On Yellow	Override is active on a bit reference.
BATTERY	0	Off	Normal battery ²¹
	*	Blinking Red	Battery low ²¹
	•	On Red	Battery has failed or is not attached ³
SYSTEM FAULT	•	On Red	CPU is in Stop/Faulted mode because a fatal fault has occurred.
COM1	*	Blinking Green	Signals activity on corresponding serial port.
COM2	*		

²⁰ After initialization sequence is complete.


²¹ Low battery detection requires hardware revision –Fx or later and a smart battery. For details, refer to the PACSystems Battery and Energy Pack Manual, GFK-2741.

2.2.3.3 Error Checking and Correction, IC695CRU320

RX3i Redundancy CPUs provide error checking and correction (ECC), which results in slightly slower system performance, primarily during power-up, because it uses an extra 8 bits that must be initialized.

For details on ECC, refer to the PACSystems Hot Standby CPU Redundancy User Manual, GFK-2308.

Note: Multiple Recoverable Memory Error faults may be generated when a single-bit ECC error is detected. When a single-bit ECC error is detected, the value presented to the microprocessor is corrected. However, the value stored in RAM is not corrected until the next time the microprocessor writes to that RAM location.



2.2.4 CPU310

Figure 11: IC695CPU310 Front View

2.2.4.1 Serial Ports CPU310

The CPU has two independent, on-board serial ports, accessed by connectors on the front of the module. COM1 and COM2 provide serial interfaces to external devices. Either port can be used for firmware upgrades. For serial port pin assignments and other details on serial communications, refer to Chapter 5.

2.2.4.2 Indicators CPU310

The eight CPU LEDs indicate the operating status of various CPU functions. The two Comm LEDs indicate activity on COM1 and COM2.

LED State ^O On 🛛 🗱	Blinki	ng ^O Off	CPU Operating State
СРИ ОК	•	On Green	CPU has passed its power-up diagnostics and is functioning properly. ²²
	0	Off	CPU problem. RUN and OUTPUTS ENABLED LEDs may be blinking in an error code pattern, which can be used by technical support for troubleshooting. This condition and any error codes should be reported to your technical support representative.
	*	Blinking Green Other LEDs off	CPU in Stop/Halt state; possible watchdog timer fault. Refer to the fault tables. If PME cannot connect, cycle power with battery attached and refer to fault tables.
СРИ ОК	*	Blinking in unison	CPU is in boot mode and is waiting for a firmware
RUN	*		update through a serial port.
OUTPUTS ENABLED	*		
RUN	•	On Green	CPU is in RUN Mode.
	0	Off	CPU is in STOP Mode.
OUTPUTS ENABLED	•	On Green	Output scan is enabled.
	0	Off	Output scan is disabled.
I/O FORCE	0	On Yellow	Override is active on a bit reference.
BATTERY	0	Off	Normal battery ²³
	*	Blinking Red	Battery low ²³
	•	On Red	Battery has failed or is not attached ²³
SYSTEM FAULT	•	On Red	CPU is in Stop/Faulted mode because a fatal fault has occurred.
COM1	*	Blinking Green	Signals activity on corresponding serial port.
COM2	*		

²² After initialization sequence is complete.

²³ Low battery detection requires a smart battery. For details, refer to PACSystems Battery and Energy Pack Manual, GFK-2741.

2.3 RX7i CPU Features and Specifications

	CPE010	CPE020	CPE030	CPE040
Lifecycle Phase	Discontinued	CPE020 & CRE020 Discontinued	Active	Active
Microprocessor Specification	300 MHz Intel Celeron	700 MHz Intel Pentium	600 MHz Pentium-M	1.8 GHz Pentium-M
Operating System	VxWorks	VxWorks	VxWorks	VxWorks
#RX7i Slots Occupied	1	1	1	1
Backplane	VME64 ANSI/VITA 1	VME64 ANSI/VITA 1	VME64 ANSI/VITA 1	VME64 ANSI/VITA 1
Temperature Range				
With fan tr	ay 0°C to 60°C	0°C to 60°C	0°C to 60°C	0°C to 60°C
Without fan tr	ay 0°C to 50°C	N/A	0°C to 50°C	N/A
Power Requirements				
RX7i +5 V	dc 3.2 A nominal	4.5 A nominal	3.2 A nominal	6.8 A nominal
RX7i +12 V	dc 0.042 A nominal	0.042 A nominal	0.003 A nominal	0.003 A nominal
RX7i -12 V	dc 0.008 A nominal	0.008 A nominal	0.003 A nominal	0.003 A nominal
Memory Backup Mechanis	m⁵ Battery see GFK-2741	Battery see GFK-2741	Battery see GFK-2741	Battery see GFK-2741
Firmware Upgrade				
CPU Firmware Upgrade Mechanis	sm <	WinLoader/S	Serial Port	>
Indirect Backplane Module Upgrad	e ²⁴ <	WinLoader/S	Serial Port	>
Program Portability				
Direct Import (with limitatio	ns)	CPE010	CPE010, CPE020	CPE010, CPE020, CPE030

²⁴ The ability of the RX7i module to accept a firmware update is dependent on that particular module. See related module specification for details.

Chapter 2. CPU Features & Specifications

	CPE010	CPE020	CPE030	CPE040
Program Storage				
Battery-backed RAM ⁵	10 Mbytes	10 Mbytes	64 Mbytes	64 Mbytes
Non-Volatile Flash	10 Mbytes	10 Mbytes	64 Mbytes	64 Mbytes
Battery Life Expectancy, RAM Backup ⁵	See GFK-2741	See GFK-2741	See GFK-2741	See GFK-2741
Programming Capabilities				
Max Number of Program Blocks	512	512	512	512
Program Block Max Size	128 KB	128 KB	128 KB	128 KB
Discrete Reference Memory (%I, %Q) ⁹	32 Kbits	32 Kbits	32 Kbits	32 Kbits
Analog Reference Memory (%AI, %AQ) ⁹	32 Kwords	32 Kwords	32 Kwords	32 Kwords
Bulk Reference Memory (%W) ⁹	Up to max user RAM			
Managed Memory (Symbolic + I/O Variables) ^{9,10}	up to 10 Mbytes			
Floating Point	У	У	У	У
Ladder Diagram (LD)	У	У	У	У
Function Block Diagram (FBD)	У	У	У	У
Structured Text (ST)	У	У	У	У
PID Built-In Function Block	У	У	У	У
"C" Language External Blocks	У	У	У	У

Chapter 2. CPU Features & Specifications

Communications		CPE010	CPE020	CPE030	CPE040
communications	10BaseT/100BaseT RJ-45	10BaseT/100BaseT ×2	10BaseT/100BaseT ×2	10BaseT/100BaseT ×2	10BaseT/100BaseT ×2
	Advanced User Parameters (AUP file) config	Y	Y	Y	Y
	RS-232	9-pin D-conn x1	9-pin D-conn x1	9-pin D-conn x1	9-pin D-conn x1
	RS-485	15-pin D-conn x1	15-pin D-conn x1	15-pin D-conn x1	15-pin D-conn x1
	Station Manager Port (dedicated RS-232) ²⁵	9-pin D-conn x1	9-pin D-conn x1	9-pin D-conn x1	9-pin D-conn x1
Protocols					
	Modbus RTU Slave	Y	Y	Y	Y
	SNP Slave	Y	Y	Y	Y
	Serial I/O	Y	Y	Y	Y
	SRTP (# simultaneous server connections)	up to 16	up to 16	up to 16	up to 16
	Web-server (http) and FTP connections	up to 16	up to 16	up to 16	up to 16
	Ethernet Global Data (EGD) ¹²	Y	Y	Y	Y
	Number of EGD Exchanges (max) ¹³	255	255	255	255
	Selective Consumption of EGD	Y	Y	Y	Y
	Remote Station Manager over UDP	Y	Y	Y	Y
	Station Manager over Serial Comm Port	Y	Y	Y	Y

²⁵ [Optional] Serial Port cable: IC200CBL001

Chapter 2. CPU Features & Specifications

Time-of-Day Clock	CPE010	CPE020	CPE030	CPE040
Time-of-Day Clock Accuracy (@60°C) Elapsed Time Clock (internal timing) accuracy	±9 secs/day ±0.01% max	±9 secs/day ±0.01% max	±2 secs/day ±0.01% max	±2 secs/day ±0.01% max
Simple Network Time Protocol (SNTP) accuracy to timestamp	±2 ms	±2 ms	±2 ms	±2 ms
RTC Battery Backup ²⁶ RTC Battery Life expectancy	Y See GFK-2741	Y See GFK-2741	Y See GFK-2741	Y See GFK-2741
Redundancy Features		Model CRE020 Only	Model CRE030 Only	Model CRE040 Only
Memory Error Checking and Correction (ECC)		Single bit correcting & Multiple bit checking	Single bit correcting & Multiple bit checking	Single bit correcting & Multiple bit checking
Switchover Time (max) ²⁷ Switchover Time (min) ¹⁷ Max data in redundancy transfer list ²⁸ Redundant Synchronized Links Supported		1 logic scan 3.133 ms 2 Mbytes RMX128 x2 max	1 logic scan 3.133 ms 2 Mbytes RMX128 x2 max	1 logic scan 3.133 ms 2 Mbytes RMX128 x2 max
Environmental	See GFK-2223 App A	See GFK-2223 App A	See GFK-2223 App A	See GFK-2223 App A

²⁶ Same battery as for memory backup

 ²⁷ Switchover time is defined as the time from failure detection until backup CPU is active in a redundancy system.
 ²⁸ Symbolic variable and Reference data can be exchanged between redundancy controllers, up to the stipulated limit.

2.3.1 CPE030/CRE030 and CPE040/CRE040

2.3.1.1 Serial Ports CPE030/CRE030 & CPE040/CRE040

Each CPU has three independent, on-board serial ports, accessed by connectors on the front of the module. COM1 and COM2 provide serial interfaces to external devices; either can be used for firmware upgrades. The third serial port is a dedicated Ethernet Station Manager port. For serial port pin assignments, electrical isolation and details on serial communications, refer to Chapter 5.

2.3.1.2 Ethernet Ports CPE030/CRE030 & CPE040/CRE040

Two RJ-45 ports support Ethernet communications. Refer to *RX7i Embedded Ethernet Interface* for details.

2.3.1.3 Indicators CPE030/CRE030 & CPE040/CRE040

Seven CPU LEDs indicate the operating status of various CPU functions. Two Comm LEDs indicate activity on COM1 and COM2.

LED State			CPU Operating State
On Relations Off			
CPU OK	•	On Green	CPU has passed its power-up diagnostics and is functioning properly.
	0	Off	CPU problem. RUN and OUTPUTS ENABLED LEDs may be blinking in an error code pattern, which can be used by technical support for diagnostics. This condition and any error codes should be reported to your technical support representative.
	*	Blinking Green Other LEDs off	CPU in Stop/Halt state; possible watchdog timer fault. Refer to the fault tables. If PME cannot connect, cycle power with battery attached and refer to fault tables.
CPU OK RUN	** **	Blinking in unison	CPU is in boot mode and is waiting for a firmware update through a serial port.
OUTS ENA	*		
RUN	•	On Green	CPU is in RUN Mode.
	0	Off	CPU is in STOP Mode.
OUTS ENA	•	On Green	Output scan is enabled.
	0	Off	Output scan is disabled.
I/O FORCE	0	On Yellow	Override is active on a bit reference
			(Not used by CRE030 or CRE040.)
BATTERY	•	On Red	Battery has failed or is not attached.
SYS FLT	•	On Red	CPU is in Stop/Faulted mode because a fatal fault has occurred.
C1 (COM1)	*	Blinking Green	Signals activity on corresponding serial port.
C2 (COM2)	*		



Figure 12: CPE040 Front View

2.3.1.4 Error Checking and Correction, IC698CRE030 and IC698CRE040

Redundancy CPUs are shipped with error checking and correction (ECC) enabled. Enabling ECC results in slightly slower system performance, primarily during power-up, because it uses an extra eight bits that must be initialized. If you upgrade the firmware on a non-redundancy CPU model to support redundancy, you must set the ECC jumper to the enabled state as described in the installation instructions provided with the upgrade kit.

For details on ECC, refer to the PACSystems Hot Standby CPU Redundancy User Manual, GFK-2308.

Note: Multiple Recoverable Memory Error faults may be generated when a single-bit ECC error is detected. When a single-bit ECC error is detected, the value presented to the microprocessor is corrected. However, the value stored in RAM is not corrected until the next time the microprocessor writes to that RAM location.

2.3.2 CPE010, CPE020 and CRE020

2.3.2.1 Serial Ports CPE010, CPE020 & CRE020

Each CPU has three independent, on-board serial ports, accessed by connectors on the front of the module. COM1 and COM2 provide serial interfaces to external devices; either can be used for firmware upgrades. The third on-board serial port is a dedicated Ethernet Station Manager port. For serial port pin assignments, electrical isolation and details on serial communications, refer to Chapter 5.

2.3.2.2 Ethernet Ports CPE010, CPE020 & CRE020

Two RJ-45 ports support Ethernet communications. Refer to *RX7i Embedded Ethernet Interface* for details.

2.3.2.3 CPU Indicators CPE010, CPE020 & CRE020

Three CPU LEDs indicate the operating status of various CPU functions. Two Comm LEDs indicate activity on COM1 and COM2.

LED State) line laine	a ^O Off	CPU Operating State
OK	Blinkin O	On Green	CPU has passed its power-up diagnostics and is functioning properly.
	0	Off	CPU problem. EN and RUN LEDs may be blinking in an error code pattern, which can be used by technical support for troubleshooting. This condition and any error codes should be reported to your technical support representative.
	*	Blinking Green Other LEDs off	CPU in Stop/Halt state; possible watchdog timer fault. Refer to the fault tables. If PME cannot connect, cycle power with battery attached and refer to fault tables.
OK RUN ENA	* * *	Blinking in unison	CPU is in boot mode and is waiting for a firmware update through a serial port.
RUN	•	On Green	CPU is in RUN Mode
	0	Off	CPU is in STOP Mode.
ENA	•	On Green	Output scan is enabled.
	0	Off	Output scan is disabled.
C1 (COM1)	*	Blinking Green	Signals activity on corresponding serial port.
C2 (COM2)	*		



CPE010 Front View

2.3.2.4 Error Checking and Correction, IC698CRE020

Redundancy CPUs are shipped with error checking and correction (ECC) enabled. Enabling ECC results in slightly slower system performance, primarily during power-up, because it uses an extra eight bits that must be initialized. If you upgrade the firmware on the non-redundancy CPU model IC698CPE020 to support redundancy, you must set the ECC jumper to the enabled state as described in the installation instructions provided with the upgrade kit.

The CRE020 performance measurements provided in Appendix A were taken with ECC enabled. For details on ECC, refer to the *PACSystems Hot Standby CPU Redundancy User Manual*, GFK-2308.

2.3.3 RX7i Embedded Ethernet Interface

2.3.3.1 Ethernet Ports

The RX7i embedded Ethernet Interface provides two RJ-45 Ethernet ports. Either or both of these ports may be connected to other Ethernet devices. Each port automatically senses the data rate (10 Mbps or 100 Mbps), communication mode (half-duplex or full-duplex), and cabling arrangement (straight-through or crossover) of the attached link. For Ethernet port pin assignments, refer to Chapter 5. See also *Establishing Initial Ethernet Communications, Section 3.4.1.*

For details on Ethernet communications, refer to the following manuals:

PACSystems RX7i & RX3i TCP/IP Ethernet Communications User Manual, GFK-2224 PACSystems TCP/IP Ethernet Communications Station Manager User Manual, GFK-2225



Caution

The two ports on the Ethernet Interface must not be connected, directly or indirectly to the same device. The hub or switch connections in an Ethernet network must form a tree; otherwise duplication of packets may result.

2.3.3.2 Ethernet Interface Indicators

The Ethernet Interface indicators consist of seven light emitting diodes (LEDs). All are single-color green LEDs controlled by the Ethernet interface.

- Ethernet Interface OK (EOK)
- LAN online (LAN)
- Status (STAT)
- Two activity LEDS (LINK)
- Two speed LEDS (100)

The **EOK**, **LAN**, and **STAT** LEDs are grouped together and indicate the status of the Ethernet interface. *Each* Ethernet port has two green LED indicators, **LINK** and **100**.

- The **LINK** LED indicates the network link status and activity. This LED is illuminated when the link is physically connected and blinks when traffic is detected at the port. Note that traffic at the port does not necessarily mean that traffic is present at the Ethernet interface, since the traffic may be going between ports of the switch.
- The **100** LED indicates the network data speed (10 or 100 Mbps). This LED is illuminated if the network connection is 100 Mbps.

LED operation is described in the following tables.

Ethernet LE	D Operation
-------------	-------------

LED State On H Blir	iking Off		Ethernet Operating State
* 0 0	EOK LAN STAT	Blink error code Off Off	Hardware Failure
₽ 0 0	EOK LAN STAT	Fast Blink Off Off	Performing Diagnostics
‡ O O	EOK LAN STAT	Slow Blink Off Off	Waiting for Ethernet configuration from CPU
* ● * ○ *	EOK LAN STAT († EOK and	Slow Blink [†] On/Traffic/Off Slow Blink [†] STAT blink in unison)	Waiting for IP Address
● ☆ 0	EOK LAN STAT	On On/Traffic/Off On/Off	Operational
4 4 4	EOK LAN STAT (‡ All LEDs	Slow Blink [‡] Slow Blink [‡] Slow Blink [‡] blink in unison)	Software Load

EOK LED Operation

The EOK LED indicates whether the Ethernet interface is able to perform normal operation. This LED is on for normal operation and blinks for all other operations. When a hardware or unrecoverable runtime failure occurs, the EOK LED blinks a two-digit error code identifying the failure. The LED first blinks to indicate the most significant error digit, then after a brief pause blinks again to indicate the least significant error digit. After a long pause the error code display repeats.

Blink Code	Description
0x12	Undefined or Unexpected Interrupt.
0x13	Timer failure during power up diagnostics.
0x14	DMA failure during power up diagnostics.
0x21	RAM failure during power up diagnostics.
0x22	Stack error during power up diagnostics.
0x23	Shared Memory Interface error during power up diagnostics.
0x24	Firmware CRC (cyclic redundancy check) error during power up or Factory Test. ²⁹
0x25	Run time exception
0x31	Undefined instruction or divide by zero
0x32	Software interrupt
0x33	Instruction pre-fetch abort
0x34	Data abort
0x35	Unexpected Runtime IRQ
0x36	Unexpected Runtime FIQ (fast interrupt request)
0x37	Reserved Exception or branch through zero

EOK LED Blink Codes for Ethernet Hardware Failures

²⁹ CRC error or software error during normal operation causes Ethernet restart.

LAN LED Operation

The LAN LED indicates access to the Ethernet network. During normal operation, and while waiting for an IP address, the LAN LED blinks to indicate network activity. This LED remains on when the Ethernet interface is not actively accessing the network but the network is available, and it is off if network access is not available. The definition of the network being available as indicated by this LED is that the Ethernet physical interface is available and one or both of the Ethernet ports is connected to an active network.

STAT LED Operation

The STAT LED indicates the condition of the Ethernet interface in normal operational mode. If the STAT LED is off, an event has been entered into the exception log and is available for viewing via the Station Manager interface. The STAT LED is on during normal operation when no events are logged. In the other states, the STAT LED is either off or blinking and helps define the operational state of the module.

Ethernet Port LEDs (100 Mb/Speed and LINK/Activity) Operation

Each of the two Ethernet ports has two green LED indicators, **100** and **LINK**.

The **100** LED indicates the network data speed (10 Mbps or 100 Mbps. This LED is illuminated if the network connection is 100 Mbps.

The **LINK** LED indicates the network link status and activity. This LED is illuminated when the link is physically connected and blinks when traffic is detected at the port. Note that traffic at the port does not necessarily mean that traffic is present at the Ethernet interface, since the traffic may be going between ports of the switch.

2.3.3.3 Ethernet Restart Pushbutton

The Ethernet Restart pushbutton is used to manually restart the Ethernet firmware without power cycling the entire control system. It is recessed to prevent accidental operation. The restart does not occur until the pushbutton is released.

The type of restart behavior is selected by the length of time that the pushbutton is depressed. The pushbutton-controlled restart operations are listed in the following table, along with the LED indications for each. In all cases, the EOK, LAN and STAT LEDs briefly turn on in unison as an LED test. The Ethernet port LEDs are not affected by a manual restart of the Ethernet firmware.

Restart Operation	Depress Ethernet Restart pushbutton for	Ethernet LEDs Illuminated
Normal restart	Less than 5 seconds	EOK, LAN, STAT
Restart without Ethernet plug-in applications	5 to 10 seconds	LAN, STAT
Restart into Firmware Update operation	More than 10 seconds	STAT

Normal Restart

When the Ethernet Restart pushbutton is pressed for less than 5 seconds, the Ethernet interface will restart into normal operation.

Restart without Ethernet Plug-in Applications

When the Restart pushbutton is pressed and held for 5 to 10 seconds, the Ethernet interface will restart into normal operation but does not start any optional Ethernet plug-in applications. This is typically done during troubleshooting.

Restart into Firmware Update Operation

When the Ethernet Restart pushbutton is pressed and held for more than 10 seconds, the Ethernet interface will restart into firmware update operation. This is typically done during troubleshooting to bypass possibly invalid firmware and allow valid firmware to be loaded using WinLoader.

Until the firmware update actually begins, you can manually exit the firmware update and restart with the existing firmware by pressing the Ethernet Restart pushbutton again.

Chapter 3 CPU Configuration

The PACSystems CPU and I/O system is configured using Proficy Machine Edition (PME) Logic Developer-PLC programming software.

The CPU verifies the physical module and rack configuration at power-up and periodically during operation. The physical configuration must be the same as the programmed configuration. Differences are reported to the CPU alarm processor for configured fault response. Refer to the *Machine Edition Logic Developer-PLC Getting Started Manual*, GFK-1918 and the online help for a description of configuration functions.

Note: A CPE020, CPE030 or CPE040 can be converted to the corresponding redundancy CPU (CRE020, CRE030 or CRE040) by installing different firmware and moving a jumper. Detailed instructions are included in the firmware upgrade kit for the redundancy CPU.

This chapter covers:

- Configuring the CPU
- Configuration Parameters
- Storing (Downloading) Hardware Configuration
- Configuring the Embedded Ethernet Interface

3.1 Configuring the CPU

To configure the CPU using the Logic Developer-PLC programming software, do the following:

- 1. In the Project tab of the Navigator, expand your PACSystems Target, the hardware configuration, and the main rack (Rack 0).
- 2. Right click the CPU slot and choose Configure. The Parameter Editor window displays the CPU parameters.
 - **Note:** An RX7i CPU must be installed in Rack 0, Slot 1. A double-wide RX3i CPU occupies two slots and can be installed in any pair of slots in Rack 0 except the two highest numbered lots in the rack. The single-wide CPE305 RX3i CPU requires one slot and can be installed in any slot in RX3i Rack 0, *except* the highest numbered slot or slot 0.
- 3. To edit a parameter value, click the desired tab, then click in the appropriate Values field. For information on these fields, refer to *Configuration Parameters*.
- 4. Store the configuration to the Controller so these settings can take effect. For details, see *Storing* (*Downloading*) *Hardware Configuration*.




Figure 14: PME Expansion of PACSystems Target

Note: If available, the embedded Ethernet Interface is displayed in a sub-slot of the CPU. For configuration details, refer to *Configuring the Embedded Ethernet Interface*.

3.2 Configuration Parameters

3.2.1 Settings Parameters

These parameters specify basic operating characteristics of the CPU. For details on how these parameters affect CPU operation, refer to *PACSystems RX7i and RX3i CPU Programmer's Reference Manual*, GFK-2950 Chapter 2.

Settings Parameters	
Passwords	 Specifies whether passwords are Enabled or Disabled. Default: Enabled. Note: If Enhanced Security³⁰ is enabled in the target properties, the Passwords setting will be Enabled and read-only, and the Access Control tab appears. When passwords are disabled, they cannot be re-enabled without clearing PLC memory.
Stop-Mode I/O Scanning	Specifies whether the I/O is scanned while the PLC is in STOP Mode. Default: Disabled.(Always Disabled for Redundancy CPU.)Note:This parameter corresponds to the I/O ScanStop parameter on a Series 90-70 PLC.
Watchdog Timer (ms)	 (Denominated in ms, set in 10ms increments.) Requires a value that is greater than the program sweep time. The software watchdog timer is designed to detect <i>failure to complete sweep</i> conditions. The CPU restarts the watchdog timer at the beginning of each sweep. The watchdog timer accumulates time during the sweep. The software watchdog timer is useful in detecting abnormal operation of the application program, which could prevent the PLC sweep from completing within the watchdog time period. Valid range: 10 ms through 2550 ms, in increments of 10 ms. Default: 200. For details on setting the watchdog timer in a CPU redundancy system, refer to the <i>PACSystems Hot Standby CPU Redundancy User Manual</i>, GFK-2308.
Logic/Configuration Power-up Source	Specifies the location/source of the logic and configuration data that is to be used (or loaded/copied into RAM) after each power up. Choices: Always RAM, Always Flash, Conditional Flash. Default: Always RAM.
Data Power-up Source	Specifies the location/source of the reference data that is to be used (or loaded/copied into RAM) after each power up. Choices: Always RAM, Always Flash, Conditional Flash. Default: Always RAM.

³⁰ For availability, refer to the *Important Product Information* document for the CPU firmware version that you are using.

Settings Parameters	
RUN/STOP Switch	Enables or disables the physical operation of the RUN/STOP Switch.
	Choices:
	Enabled: Enables you to use the physical switch on the PLC to switch the PLC into STOP Mode or from STOP Mode into RUN Mode and clear non-fatal faults.
	Disabled: Disables the physical RUN/STOP Switch on the PLC.
	Default: Enabled.
	Note: If COM1 and COM2 are configured for any protocol other than RTU Slave or SNP Slave, the RUN/STOP Switch should not be disabled without first must making sure that there is a way to stop the CPU, or take control of the CPU through another device such as an Ethernet interface. If the CPU can be set to STOP Mode, it will switch the protocol from Serial I/O to the STOP Mode protocol (default is RTU Slave). For details on STOP Mode settings, refer to <i>COM1 and COM2 Parameters</i> .
	This applies to COM1 on the CPE305, which has only one serial port. This note does not apply to CPUs which have no serial ports.
Memory Protection	
Memory Protection Switch	Enables or disables the Memory Protect feature associated with the RUN/STOP Switch. Choices:
	Enabled: Memory Protect is enabled, which prevents writing to program memory and configuration and forcing or overriding discrete data.
	Disabled: Memory Protect is disabled.
	Default: Disabled.
Power-up Mode	Selects the CPU mode to be in effect immediately after power-up.
	Choices: Last, Stop, Run.
	Default: Last (the mode it was in when it last powered down).
	Note: If the battery or Energy Pack is missing or has failed and if Logic/Configuration Power-up Source is set to <i>Always RAM</i> , the CPU powers up in STOP Mode regardless of the setting of the Power-up Mode parameter.
Modbus Address Space Mapping	Specifies the type of memory mapping to be used for data transfer between Modbus TCP/IP clients and the PACSystems controller.
Туре	Choices:
	Disabled: The <i>Disabled</i> setting is intended for use in systems containing Ethernet firmware that does not support Modbus TCP.
	Standard Modbus Addressing: Causes the Ethernet firmware to use the standard map, which is displayed on the Modbus TCP Address Map tab.
	Default: Disabled
	For details on the PACSystems implementation of Modbus/TCP server, refer to PACSystems RX7i & RX3i TCP/IP Ethernet Communications User Manual, GFK-2224.
Universal Serial Bus	RX3i CPE305/CPE310/CPE330 CPUs only. Enables or disables the USB port for use with RDSD (Removable Data Storage Devices). The USB port is enabled by default in the CPE305/CPE310/CPE330 and in the hardware configuration.
	If a CPU310 configuration is stored to a CPE310, the USB port will be enabled.

3.2.2 Modbus TCP Address Map

This read-only tab displays the standard mapping assignments between Modbus address space and the CPU address space. Ethernet modules and daughterboards in the PACSystems controller use Modbus-to-PLC address mapping based on this map.

Modbus Register	The Modbus protocol uses five reference table designations: 0xxxx Coil Table. Mapped to the %Q table in the CPU. 1xxxx Input Discrete Table. Mapped to the %I table in the CPU. 3xxxx Input Register Table. Mapped to the %AI register table in the CPU. 4xxxx Holding Register Table. Mapped to the %R table in the CPU. 6xxxx File Access Table. Mapped to the %W table in the CPU.
Start Address	Lists the beginning address of the mapped region.
End Address	Lists the ending address of the mapped region. For word memory types (%AI, %R and %W) the highest address available is configured on the Memory tab.
PLC Memory	Lists the memory type of the mapped region.
Length	Displays the length of the mapped region.

3.2.3 Scan Parameters

These parameters determine the characteristics of CPU sweep execution.

Scan Parameters	
Sweep Mode	 The sweep mode determines the priority of tasks the CPU performs during the sweep and defines how much time is allotted to each task. The parameters that can be modified vary depending on the selection for sweep mode. The Controller Communications Window, Backplane Communications Window, and Background Window phases of the PLC sweep can be run in various modes, based on the PLC sweep mode. Choices: Normal mode: The PLC sweep executes as quickly as possible. The overall PLC sweep time depends on the logic program and the requests being processed in the windows and is equal to the time required to execute the logic in the program plus the respective window timer values. The window terminates when it has no more tasks to complete. This is the default value. Constant Window mode: Each window operates in a Run-to-Completion mode. The PLC alternates among three windows for a time equal to the value set for the window timer parameter. The overall PLC sweep time is equal to the time required to execute of the window timer. This time may vary due to sweep-to-sweep differences in the execution of the program logic. Constant Sweep mode: The overall PLC sweep time is fixed. Some or all of the windows at the end of the sweep might not be executed. The value specified for the Sweep Timer parameter.
Logic Checksum Words	The number of user logic words to use as input to the checksum algorithm each sweep. Valid range: 0 through 32760, in increments of 8. Default: 16.
Controller Communication Window Mode	 (Available only when Sweep Mode is set to Normal.) Execution settings for the Controller Communications Window. Choices: Complete: The window runs to completion. There is no time limit. Limited: Time sliced. The maximum execution time for the Controller Communications Window per scan is specified in the Controller Communications Window Timer parameter. Default: Limited. Note: This parameter corresponds to the Programmer Window Mode parameter on a Series 90-70 PLC.

Scan Parameters	
Controller Communications Window Timer (ms)	 (Available only when Sweep Mode is set to Normal. Read-only if the Controller Communications Window Mode is set to Complete.) The maximum execution time for the Controller Communications Window per scan. This value cannot be greater than the value for the watchdog timer. The valid range and default value depend on the Controller Communications Window Mode: Complete: There is no time limit. Limited: Valid range: 0 through 255ms. Default: 10. Note: This parameter corresponds to the Programmer Window Timer parameter on a Series 90-70 PLC.
Backplane Communication Window Mode	(Available only when Sweep Mode is set to <i>Normal.</i>) Execution settings for the Backplane Communications Window. Choices: Complete: The window runs to completion. There is no time limit. Limited: Time sliced. The maximum execution time for the Backplane Communications Window per scan is specified in the Backplane Communications Window Timer parameter. Default: Complete.
Backplane Communications Window Timer (ms)	 (Available only when Sweep Mode is set to Normal. Read-only if the Backplane Communications Window Mode is set to Complete.) The maximum execution time for the Backplane Communications Window per scan. This value can be greater than the value for the watchdog timer. The valid range and the default depend on the Backplane Communications Window Mode: Complete: There is no time limit. The Backplane Communications Window Timer parameter is read-only. Limited: Valid range: 0 through 255ms. Default: 255. (10ms for Redundancy CPUs.)
Background Window Timer (ms)	(Available only when Sweep Mode is set to <i>Normal</i> .) The maximum execution time for the Background Communications Window per scan. This value cannot be greater than the value for the watchdog timer. Valid range: 0 through 255 Default: 0 (5ms for Redundancy CPUs)
Sweep Timer (ms)	 (Available only when Sweep Mode is set to <i>Constant Sweep.</i>) The maximum overall PLC scan time. This value cannot be greater than the value for the watchdog timer. Some or all of the windows at the end of the sweep might not be executed. The windows terminate when the overall PLC sweep time has reached the value specified for the Sweep Timer parameter. Valid range: 5 through 2550 ms, in increments of 5 ms. If the value entered is not a multiple of 5ms, it is rounded to the next highest multiple of 5ms. Default: 100.

Scan Parameters			
Window Timer (ms)	 (Available only when Sweep Mode is set to <i>Constant Window</i>.) The maximum combined execution time per scan for the Controller Communications Window, Backplane Communications Window, and Background Communications Window. This value cannot be greater than the value for the watchdog timer. Valid range: 3 through 255, in increments of 1. Default: 10. 		
Number of Last Scans	(Available only for CPUs with firmware version 1.5 and greater.) The number of scans to execute after the PACSystems CPU receives an indication that a transition from RUN Mode to STOP Mode should occur. (Used for STOP and STOP-Fault, bu not STOP-Halt.)		
	Choices: 0, 1, 2, 3, 4, 5. Default:		
	0 when creating a new PACSystems target. 0 when converting a Series 90-70 target to a PACSystems target. 1 when converting a Series 90-30 target to a PACSystems target.		

3.2.4 Memory Parameters

The PACSystems user memory contains the application program, hardware configuration (HWC), registers (%R), bulk memory (%W), analog inputs (%AI), analog outputs (%AQ), and managed memory. Managed memory consists of allocations for symbolic variables and I/O variables. The symbolic variables feature allows you to create variables without having to manually locate them in memory. An I/O variable is a symbolic variable that is mapped to the inputs and outputs of a module in the hardware configuration. For details on using symbolic variables and I/O variables, refer to *PACSystems RX7i and RX3i CPU Programmer's Reference Manual*, GFK-2950 Chapter 4.

The amount of memory allocated to the application program and hardware configuration is automatically determined by the actual program (including logic C data, and %L and %P), hardware configuration (including EGD and AUP), and symbolic variables created in the programming software. The rest of the user memory can be configured to suit the application. For example, an application may have a relatively large program that uses only a small amount of register and analog memory. Similarly, there might be a small logic program but a larger amount of memory needed for registers and analog inputs and outputs. Note that the content of reference memory is cleared any time the size of reference memory is changed.

Appendix B provides a summary of items that count against user memory.

3.2.4.1 Calculation of Memory Required for Managed Memory

The total number of bytes required for symbolic and I/O variables is calculated as follows: $[((number of symbolic discrete bits) \times 3) / (8 bits/byte)]$

- + [((number of I/O discrete bits) × Md) / (8 bits/byte)]
- + [(number of symbolic words × (2 bytes/word)]
- + [(number of I/O words) × (Mw bytes/word)]

Md = 3 or 4. The number of bits is multiplied by 3 to keep track of the force, transition, and value of each bit. If point faults are enabled, the number of I/O discrete bits is multiplied by 4.

Mw = 2 or 3. There are two 8-bit bytes per 16-bit word. If point faults are enabled, the number of bytes is multiplied by 3 because each I/O word requires an extra byte.

3.2.4.2 Calculation of Total User Memory Configured

The total amount of configurable user memory (in bytes) configured in the CPU is calculated as follows:

Total managed memory (bytes)

- + total reference words × (2 bytes/word)
- + [if Point Faults are enabled] (total words of %AI memory + total words of %AQ memory) × (1 byte / word)
- + *[if Point Faults are enabled]* (total bits of %I memory + total bits of %Q memory) / 8 bits/byte)
- **Note:** The total number of reference points is considered system memory and is not counted against user memory.

3.2.4.3 Memory Allocation Configuration

Memory Parameters	
Reference Points	
%I Discrete Input, %Q Discrete Output, %M Internal Discrete, %S System, %SA System, %SB System, %SC System, %T Temporary Status, %G Genius Global	The upper limit for the range of each of these memory types. Read only.
Total Reference Points	Read only. Calculated by the programming software.
Reference Words	
%AI Analog Input	Valid range: 0 through 32,640 words. Default: 64
%AQ Analog Output	Valid range: 0 through 32,640 words. Default: 64
%R Register Memory	Valid range: 0 through 32,640 words. Default: 1024.
%W Bulk Memory	Valid range: 0 through maximum available user RAM. Increments of 2048 words. Default: 0.
Total Reference Words	Read only. Calculated by the programming software.
Managed Memory	
Symbolic Discrete (Bits)	The configured number of bits reserved for symbolic discrete variables. Valid range: 0 through 83,886,080 in increments of 32768 bits. Default: 32,768.
Symbolic Non-Discrete (Words)	The configured number of 16-bit register memory locations reserved for symbolic non-discrete variables. Valid range: 0 through 5,242,880 in increments of 2048 words. Default: 65,536.
I/O Discrete (Bits)	The configured number of bits reserved for discrete IO variables. Valid range: 0 through 83,886,080 in increments of 32768 bits. Default: 0
I/O Non-Discrete (Words)	The configured number of 16-bit register memory locations reserved for non-discrete IO variables. Valid range: 0 through 5,242,880 in increments of 2048 words. Default: 0
Total Managed Memory Required (Bytes)	Read only. See Calculation of Memory Required for Managed Memory.
Total User Memory Required (Bytes)	Read only. See Calculation of Total User Memory Configured.
Point Fault References	The Point Fault References parameter must be enabled if you want to use fault contacts in your logic. Assigning point fault references causes the CPU to reserve additional memory. When you download both the HWC and the logic to the PLC, the download routine checks if there are fault contacts in the logic and if there are, it checks if the HWC to download has the Point Fault References parameter set to Enabled. If the parameter is Disabled, an error is displayed in the Feedback Zone. When you download only logic to the PLC, the download routine checks if there are fault contacts in the logic and if there are, it checks if the HWC on the PLC has the Point Fault References parameter set to Enabled. If the parameter is Disabled, an error is displayed in the Feedback Zone.

3.2.5 Fault Parameters

You can configure each fault action to be either diagnostic or fatal.

A *diagnostic fault* does not stop the PLC from executing logic. It sets a diagnostic variable and is logged in a fault table.

A *fatal fault* transitions the PLC to the Stop Faulted mode. It also sets a diagnostic variable and is logged in a fault table.

Fault Parameters					
Loss of or Missing Rack	rack is missing, system variable #LOS_RCK (%SA12) turns ON. (To turn it OFF, fix the hardware problem and cycle power on the rack.) Default: Diagnostic.				
Loss of or Missing I/O Controller	g (Fault group 2.) When a Bus Controller stops communicating with the PLC or when a configured Bus Controller is missing, system variable #LOS_IOC (%SA13) turns ON. (To turn it OFF, replace the module and cycle power on the rack containing the module.) Default: Diagnostic.				
Loss of or Missing I/O Module	(Fault group 3.) When an I/O module stops communicating with the PLC CPU or a configured module is missing, system variable #LOS_IOM (%SA14) turns ON. (To turn it OFF, replace the module and cycle power on the rack containing the module.) Default: Diagnostic.				
Loss of or Missing Option Module(Fault group 4.) When an option module stops communicating with the PLC CPU configured option module is missing, system variable #LOS_SIO (%SA15) turns C turn it OFF, replace the module and cycle power on the rack containing the mod Default: Diagnostic.					
System Bus Error	(Fault group 12.) When a bus error occurs on the backplane, system variable #SBUS_ER (%SA32) turns ON. (To turn it OFF, cycle power on the main rack.) Default: Fatal.				
I/O Controller or I/O Bus Fault					
System Configuration Mismatch	(Fault group 11.) When a configuration mismatch is detected during system power-up or during a download of the configuration, system variable #CFG_MM (%SA9) turns ON. (To turn it OFF, power up the PLC when no mismatches are present or download a configuration that matches the hardware.) This parameter determines the fault action when the CPU is not running. If a system configuration mismatch occurs when the CPU is in RUN Mode, the fault action will be Diagnostic. This prevents the running CPU from going to STOP/FAULT mode. To override this behavior, see <i>Configuring the CPU to Stop Upon the Loss of a Critical Module</i> . Default: Fatal.				
Fan Kit Failure (Fault group 0x17.) When a fault is detected in the Smart Fan kit, system variable #FAN_FLT (%SA7) turns ON. (To turn a fan kit fault OFF, clear the Controller fault table reset the PLC.) Default: Diagnostic.					
Recoverable Local Memory Error	 Redundancy CPUs only. (Fault group 38) Determines whether a single-bit ECC error causes the CPU to stop or allows it to continue running. Choices: Diagnostic, Fatal. Default: Diagnostic. Note: When a multiple-bit ECC error occurs, a Fatal Local Memory Error fault (error code 169) is logged in the CPU Hardware Fault Group (group number 13). 				

Fault Parameters	
CPU Over Temperature	(Fault group 24, error code 1.) When the operating temperature of the CPU exceeds the normal operating temperature, system variable #OVR_TMP (%SA8) turns ON. (To turn it OFF, clear the Controller Fault Table or reset the PLC.) Default: Diagnostic.
Controller Fault	(Read-only.) The maximum number of entries in the Controller Fault Table.
Table Size	Value set to 64.
I/O Fault Table	(Read-only.) The maximum number of entries in the I/O Fault Table.
Size	Value set to 64.

3.2.5.1 Configuring the CPU to Stop Upon the Loss of a Critical Module

In some cases, you may want to override the RUN Mode behavior of the System Configuration Mismatch fault. A given module may be critical to the PLC's ability to properly control a process. In this case, if the module fails then it may be better to have the CPU go to STOP Mode, especially if the CPU is acting as a backup unit in a redundant system.

One way to cause the CPU to stop is to set the configured action for a Loss-of-Module fault to *Fatal* so that the CPU stops if a module failure causes a loss-of-module fault. The correct loss-of-module fault must be chosen for the critical module of interest: I/O controller, I/O module, and Option module. The Ethernet communications module is an example of an Option module.

This approach has a couple of disadvantages. First, it applies to all modules of that category, which may include modules that are not critical to the process. Second, it relies on the content of the fault table. If the table is cleared via program logic or user action, the CPU will not stop.

In systems that use Ethernet Network Interface Units (ENIUs) for remote I/O, a critical module of interest may be the Ethernet module that provides the network connection to the ENIU. Other techniques can be used to provide a more selective response to an Ethernet module failure than the Loss-of-Option module fault. One technique is to use application logic to monitor the Ethernet Interface Status bits, which are described in *Monitoring the Ethernet Interface Status Bits* in the *PACSystems RX7i & RX3i TCP/IP Ethernet Communications User Manual*, GFK-2224. If the logic determined that a critical Ethernet module was malfunctioning, it could execute SVC_REQ #13 to stop the CPU.

Since the ENIU uses Ethernet Global Data to communicate with the PACSystems CPU, another selective technique is to monitor the Exchange Status Words to determine the health of individual EGD exchanges. For details on this status word, refer to *Exchange Status Word Error Codes* in *PACSystems RX7i & RX3i TCP/IP Ethernet Communications User Manual*, GFK-2224. Because the types of errors indicated by the exchange status word may be temporary in nature, stopping the CPU may not be an appropriate response for these errors. Nevertheless, the status could be used to tailor the response of the application to changing conditions in the EGD network.

In some cases the critical module may reside in an expansion rack. In that case, in addition to the loss-of-module fault, it is recommended to set the Loss-of-Rack fault to Fatal. Then if the rack fails or loses power, the CPU will go to STOP Mode.

3.2.6 Redundancy Parameters (Redundancy CPUs Only)

These parameters apply only to redundancy CPUs or to those CPUs where the optional redundancy features have been activated. For details on configuring CPU for redundancy, refer to the *PACSystems Hot Standby CPU Redundancy User Manual*, GFK-2308.

3.2.7 Transfer List

These parameters apply only to redundancy CPUs. For details on configuring CPU for redundancy, refer to the PACSystems Hot Standby CPU Redundancy User Manual, GFK-2308.

3.2.8 COM1 and COM2 Parameters

These parameters configure the operating characteristics of the CPU serial ports. COM1 and COM2 have the same set of configuration parameters. The protocol (Port Mode) determines the parameters that can be set for each port.

Port Param	eters				
Port Mode	The protocol to execute on the serial port. Determines the list of parameters displayed on the Port tab. Only the parameters required by the selected protocol are displayed. Choices:				
	• RTU Slave mode: Reserved for the use of the Modbus RTU Slave protocol. This mode also permits connection to the port by an SNP master, such as the WinLoader utility or the programming software.				
	 Message mode: The port is open for user logic access. This mode enables C language blocks to perform serial port I/O operations via the C Runtime Library functions. 				
	 Available: The port is not to be used by the PLC firmware. (The CPE305 <i>does not</i> support this selection.) 				
	 SNP Slave: Reserved for the exclusive use of the SNP slave. This mode permits connection to the port by an SNP master, such as the WinLoader utility or the programming software. 				
	 Serial I/O: Enables you to perform general-purpose serial communications by using COMMREQ functions. 				
	Default: RTU Slave. Note: If both serial ports are configured for any protocol other than RTU Slave or SNP Slave, the RUN/STOP Switch should not be disabled without first making sure that there is a way to stop the CPU, or take control of the CPU through another device such as the Ethernet module. The Serial I/O protocol is only active when the CPU is in RUN Mode. If the CPU can be set to STOP Mode, it will switch the protocol from Serial I/O to the STOP Mode protocol (default is RTU Slave). If an SNP Master, such as the programming software in Serial mode, begins communicating on a port, the RTU protocol automatically switches to SNP Slave. As long as the CPU can be stopped, the protocol of the port can be auto-switched to one that enables serial programmer connection. Refer to STOP Mode protocols.				
	If an Ethernet port is available, you can communicate with the CPU by connecting PME software via the Ethernet port.				

Port Param					
Station Address	 (RTU Slave only) ID for the RTU Slave. Valid range: 1 through 247. Default: 1. Note: You should avoid using station address 1 for any other Modbus slave in a PACSystems control system because the default station address for the CPU is 1. The CPU uses the default address in two situations: 				
	 If you power up without a configuration, the default station address of 1 is used. When the Port Mode parameter is set to Message Mode, and Modbus becomes the protocol in STOP Mode, the station address defaults to 1. 				
	In either of these situations, if you have a slave configured with a station address of 1, confusion may result when the CPU responds to requests intended for that slave. Note: The least significant bit of the first byte must be 0. For example, in a station address of 090019010001, 9 is the first byte.				
Data Rate	(All Port Modes, except <i>Available</i> .) Data rate (bits per second) for the port. Choices: 1200 Baud, 2400 Baud, 4800 Baud, 9600 Baud, 19.2k Baud, 38.4k Baud, 57.6k Baud, 115.2k Baud. Default: 19.2k Baud.				
Data Bits	(Available only when Port Mode is set to Message mode or Serial I/O.) The number of bits in a word for serial communication. SNP uses 8-bit words. Choices: 7, 8. Default: 8.				
Flow Control	 (RTU slave, Message Mode, or Serial I/O.) Type of flow control to be used on the port. Choices: For Serial I/O Port Mode: None, Hardware, Software (XON/XOFF). For all other Port Modes: None, Hardware. Default: None. Note: The Hardware flow-control is RTS/CTS crossed. 				
Parity	(All Port Modes, except <i>Available</i> .) The parity used in serial communication. Can be changed if required for communication over modems or with a different SNP master device. Choices: None, Odd, Even. Default: Odd.				
Stop bits	(Available only when Port Mode is set to Message Mode, SNP Slave or Serial I/O.) The number of stop bits for serial communication. SNP uses 1 stop bit. Choices: 1, 2. Default: 1.				
Physical Interface	(All port modes except Available.) The type of physical interface that this protocol is communicating over. Choices:				
	 2-wire: There is only a single path for receive and transmit communications. The receiver is disabled while transmitting. 4-wire: There is a separate path for receive and transmit communications and the transmit line is driven only while transmitting. 4-wire Transmitter on: There is a separate path for receive and transmit communications and the transmit line is driven only while transmitting. 4-wire Transmitter on: There is a separate path for receive and transmit communications and the transmit line is driven continuously. Note that this choice is not appropriate for SNP multi-drop communications, since only one device on the multi-drop line can be transmitting at a given time. Default: 4-wire Transmitter On. 				

Port Parame	ters				
Turn Around Delay Time (ms)	(Available only when Port Mode is set to SNP Slave.) The Turn Around Delay Time is the minimum time interval required between the reception of a message and the next transmission. In 2-wire mode, this interval is required for switching the direction of data transmission on the				
(ms)	communication line. Valid range: 0 through 2550ms, in increments of 10 ms. Default: 0.				
Timeout (s)	(Available only when Port Mode is set to SNP Slave.) The maximum time that the slave will wait to receive a message from the master. If a message is not received within this timeout interval, the slave will assume that communications have been disrupted, and then it will wait for a new attach message from the master. Valid range: 0 through 60 seconds. Default: 10.				nterval, the
SNP ID	(Available only when Port Mode is set to SNP Slave.) The port ID to be used for SNP communications. In SNP multi-drop communications, this ID is used to identify the intended receiver of a message. This parameter can be left blank if communication is point to point. To change the SNP ID, click the values field and enter the new ID. The SNP ID is up to seven characters long and can contain the alphanumeric characters (A through Z, 0 through 9) or the underline ().				
Specify STOP Mode	yourself Choices			ermines whether you accept the default STOP Ma	ode or set it
	No: The default STOP Mode is used. Yes: The STOP Mode parameters appear and you can select the STOP Mode. If you set the STOP Mode to the same protocol as the RUN Mode, then the other STOP Mode parameters are read- only and are set to the same values as for the RUN Mode. Default: No.				
STOP Mode	(Available only when <i>Specify STOP Mode</i> is set to Yes.) The STOP Mode protocol to execute on the serial port. If you set the STOP Mode to the same protocol as for the RUN Mode, then the other STOP Mode parameters are read-only and are set to the same values as for the RUN Mode. Choices and defaults are determined by the Port Mode setting.				
				clusive use of the SNP slave. clusive use of the Modbus RTU Slave protoco	ol.
	If the STOP Mode protocol is different from the Port mode protocol, you can set parameters for the STOP Mode protocol. If you do not select a STOP Mode protocol, the default protocol with default parameter settings is used.				
		Port (RUN) Mo		OP Mode	
		RTU Slave		oices: SNP Slave, RTU Slave fault: RTU Slave.	
		Message Mod	e Cho	oices: SNP Slave, RTU Slave fault: RTU Slave.	
		Available		ailable (Not supported on CPE305)	
		SNP Slave		P Slave	
		Serial I/O		oices: SNP Slave, RTU Slave fault: RTU Slave.	
	Note:	Setting the Port Mo		I Slave and the STOP Mode to SNP Slave may cau	ise loss of
		programmer conne STOP to RUN Mode.	ction and To avoid e. For add	delayed reconnection when the controller trans this behavior, select SNP Slave for the Port Mode ditional details, see <i>RTU Slave/SNP Slave Operatic</i>	itions from and do not

Port Parame	ters		
Turn Around Delay Time (ms)	(Available only when STOP Mode is set to SNP Slave.) The Turn Around Delay Time is the minimum time interval required between the reception of a message and the next transmission. In 2-wire mode, this interval is required for switching the direction of data transmission on the communication line. Valid range: 0 through 2550ms, in increments of 10 ms. Default:		
	 When the STOP Mode is different from the Port Mode: 0ms. When the STOP Mode is the same as the Port Mode: the value is read-only and is set to the same value as the Turn-Around Delay Time for the Port Mode. 		
Timeout (s)	(Available only when STOP Mode is set to SNP Slave.) The maximum time that the slave will wait to receive a message from the master. If a message is not received within this timeout interval, the slave will assume that communications have been disrupted, and then it will wait for a new attach message from the master. Valid range: 0 through 60 seconds. Default:		
	 When the STOP Mode is different from the Port Mode: 10 seconds. When the STOP Mode is the same as the Port Mode: the value is read-only and is set to the same value as the Timeout for the Port Mode. 		
SNP ID	(Available only when STOP Mode is set to SNP Slave.) The port ID to be used for SNP communications. In SNP multi-drop communications, this ID is used to identify the intended receiver of a message. This parameter can be left blank if communication is point to point. To change the SNP ID, click the values field and enter the new ID. The SNP ID is up to seven characters long and can contain the alphanumeric characters (A through Z, 0 through 9) or the underline (_). Default:		
	 When the STOP Mode is different from the Port Mode: the default is blank. When the STOP Mode is the same as the Port Mode: the value is read-only and is set to the same value as the SNP ID for the Port Mode. 		
Station Address	(Available only when STOP Mode is set to RTU slave.) ID for the RTU Slave. Valid range: 1 through 247. Default:		
	 When the STOP Mode is different from the Port Mode: 1. When the STOP Mode is the same as the Port Mode: the value is read-only and is set to the same value as the Station Address for the Port Mode. 		

3.2.9 Scan Sets Parameters

You can create multiple sets of asynchronous I/O scans, with a unique scan rate assigned to each scan set. You can assign up to 31 scan sets for a total of 32. Scan set 1 is the standard scan set where I/O is scanned once per sweep. Each module is assigned to a scan set during the configuration of that module. Scan Set 1 is the default scan set.

Scan Set Parameters					
Number	A sequential number from 1 to 32 is automatically assigned to each scan set. Scan set 1 is reserved for the standard scan set.				
Scan Type	Determines whether the scan set is enabled (as a fixed scan) or is disabled. Choices: Disabled, Fixed Scan. Default: Disabled.				
Number of Sweeps	(Editable only when the Scan Type is set to Fixed Scan.) The scan rate of the scan set. Double- click the field, then select a value. A value of 0 prevents the I/O from being scanned. Valid range: 0 through 64. Default: 1.				
Output Delay(Editable only when the Number of Sweeps is non-zero.) The number of sweeps that is scan is delayed after the input scan has occurred. Double-click on field, then select a Valid range: 0 to (number of Sweeps - 1) Default: 0.					
Description	(Editable only when the Scan Type is set to Fixed Scan.) Brief description of the scan set (32 characters maximum).				

3.2.10 *Power Consumption Parameters*

The programming software displays the power consumed by the CPU (in Amps) for each voltage provided by the power supply.

3.2.11 Access Control

The Access Control List allows you to specify the reference address ranges that can be accessed by non-local devices such as HMIs and other controllers. To use this feature, Enhanced Security must be enabled in the properties of the target.

When Enhanced Security mode is enabled, any reference address range not defined *cannot* be accessed by other devices. External reads and writes that do not exist in the table are rejected by the firmware.

If overlapping memory ranges are defined, they must have the same Access level.

For symbolic variables, access control is specified by the *Publish* property of the variable, which includes a Read Only and Read/Write setting.

Note: When requesting data from an external device, some drivers packetize data to optimize communication. If a request attempts to read a value that is not published, the entire packet will fail. A fault has been added to the fault table to help you understand a failed read/write. After addressing the fault, you must clear the fault in order to try again.

Memory	The memory area in which the reference address range is defined.			
Area	Default: Select an Area			
	Choices: %AI Analog Input, %AQ Analog Output, %I Discrete Input, %G Genius Global, %M Internal Discrete, %Q Discrete Output, %R Register Memory, %S System, %SA System, %SB System, %SC System, %T Temporary Status, %W Bulk Memory.			
Start	The starting offset of the reference address range.			
	Default: 0 (not valid)			
	Valid range:			
	For %S, %SA, %SB and %SC, must be 1.			
	All other memory types: 1 through the upper limit of the reference address range. Must be less than the End value.			
End	The ending offset of the reference address range.			
	Default: 0 (not valid)			
	Valid range:			
	For %S, %SA, %SB and %SC, must be 128.			
	All other memory types: Any value greater than Start, through the upper limit of the reference address range.			
	For word memory types (%AI, %R and %W) the highest address available is configured on the Memory tab.			
Access	Selects the type of external access allowed for the defined address range.			
	Choices: Read-Only, Read/Write			
	Default: Read-Only			

3.2.11.1 Access Control List Settings

3.3 Storing (Downloading) Hardware Configuration

A PACSystems control system is configured by creating a configuration file using the PME programming and configuration software, then transferring (downloading) the file from the programmer to the CPU via serial port COM1, serial port COM2, or via an Ethernet port. If you use a serial port, it must be configured as RTU Slave (default) or SNP Slave.

The CPU stores the configuration file in its non-volatile RAM memory. After the configuration is stored, I/O scanning is enabled or disabled according to the newly stored configuration parameters.

Before you can use an Ethernet Interface to store the hardware configuration to the PACSystems, you must first set the IP Address in the Ethernet Interface either by using the Set Temporary IP Address utility (refer to *Setting a Temporary IP Address*) or by downloading a hardware configuration through a serial connection.

- 1. In the programmer software, go to the Project tab of the Navigator, right click the Target, and choose Go Online.
- 2. Right click the Target and choose Online Commands, Set Programmer Mode. Make sure the CPU is in STOP Mode.
- 3. Right click the Target node, and choose Download to Controller.
- 4. In the Download to Controller dialog box, select the items to download and click OK.

🄀 Download to Controller	×
 Hardware Configuration and Motion Logic Initial/Forced Values Controller Supplemental Files Active Profiles 	
Write ALL items to flash memory □ □k □ancel Help	

Figure 15: Downloading Hardware Config to CPU

Notes: If you download to a PACSystems target that already has a project on it, the existing project is overwritten.


If I/O variables are configured, hardware configuration and logic cannot be stored independently. They must be stored at the same time.

If passwords have been set, when you go online, you will be taken to the highest unprotected level. If no passwords have been set, you will go online with Privilege Level 4.

3.4 Configuring the Embedded Ethernet Interface

Before you can use the embedded Ethernet Interface, you must configure it using the programming software. To configure the embedded Ethernet interface:

- 1. In the Project tab of the Navigator, expand your PACSystems Target, the hardware configuration, and the main rack (Rack 0).
- 2. Expand the CPU slot (Slot 1). The Ethernet Interface daughterboard is displayed as *Ethernet*.
- 3. Right click the daughterboard slot and choose Configure. The Parameter Editor window displays the Ethernet Interface parameters.



Ethernet interface configuration includes the following additional procedures. For details on completing these steps, refer to the PACSystems RX7i & RX3i TCP/IP Ethernet Communications User Manual, GFK-2224.

- Assigning an IP Address for initial network operation, such as connecting the programmer to download the hardware configuration, using the Set Temporary IP Address utility (refer to Setting a Temporary IP Address) or by downloading a hardware configuration through a serial connection.
- Configuring the characteristics of the Ethernet interface.
- Configuring Ethernet Global Data, if used.
- (Optional, not required for most systems). Setting up the RS-232 port for Local Station Manager Operation. This is part of the basic Ethernet Interface configuration.
- (Optional, not required for most systems). Configuring advanced user parameters. This requires creating a separate ASCII parameter file that is stored to the Controller with the hardware configuration. The Ethernet Interface has a set of default Advanced User Parameter values that should be changed only in exceptional circumstances by experienced users.
- (Optional) Setting up the Controller for Modbus/TCP Server operation.
- **Note:** Whenever a CPE310 is configured as a CPU310, Ethernet properties cannot be configured. The embedded Ethernet interface is *not* supported when CPE310 is configured as a CPU310 and the Ethernet port should *not* be connected to any network because it may have adverse effects on the network and/or operation of the CPU.
- **Note:** Whenever a CPE330 is configured as a CPU320, Ethernet properties cannot be configured. However, the embedded Ethernet ports may be used with their default IP Addresses.

3.4.1 Establishing Initial Ethernet Communications

To establish Ethernet communications between the PME programming and configuration software and the CPU, you <u>first</u> need to set an IP address. Use one of the following methods:

Default IP Addresses for CPE305/CPE310/CPE330	Initial Ethernet communication with the CPU may be established using the default IP addresses programmed at the factory:			
Embedded Ethernet	IP Address:	CPE305/CPE310 and CPE330 LAN1 192.168.0.100	CPE330 LAN2 10.10.0.100	
	Subnet Mask: Gateway:	255.255.255.0 0.0.0.0	255.255.255.0 0.0.0.0	
Connecting to CPE305/CPE310 Embedded Ethernet	If the IP address of the CPE305/CPE310 embedded Ethernet interface is not known, communication may be established using one of these methods to set a permanent IP addresses:			
when IP Addresses are not Known	• Connect to the CPE305/CPE310 via its serial port and assign an IP Address to the embedded Ethernet interface by downloading a hardware configuration.			
	• Connect to the CPE305/CPE310 with PME using an IC695ETM001 module with a known IP address and located in the same rack. Download a new hardware configuration with the desired IP address for the embedded Ethernet interface.			
Connecting to CPE330 Embedded Ethernet when IP Addresses are		es of the CPE330 embedded LAN 1 and LA ommunication may be established using a sses:		
not Known	• Setting a Temporary IP Address using the Set Temporary IP Address tool in Proficy Machine Edition (PME). After setting the temporary address, connect to the selected CPE330 LAN using PME and download a new hardware configuration with the desired permanent IP addresses.			
	IP address a configuration	he CPE330 with PME using an IC695ETM00 nd located in the same rack. Download a n with the desired permanent IP addresse thernet interfaces.	new hardware	

3.4.2 Setting a Temporary IP Address

If supported by the host CPU, use the Set Temporary IP Address utility to specify an IP address in place of one that has been lost or forgotten.

The following restrictions apply when using the Set Temporary IP Address utility:

- To use the Set Temporary IP Address utility, the PLC CPU must not be in RUN Mode. IP address
 assignment over the network will not be processed until the CPU is stopped and is not scanning
 outputs.
- The Set Temporary IP Address utility does not function if communications with the networked PACSystems target travel through a router. The Set Temporary IP Address utility can be used if communications with the networked PACSystems target travel across network switches and hubs.
- The current user logged on the computer running the Set Temporary IP Address utility must have full administrator privileges.
- The target PACSystems must be located on the same local sub-network as the computer running the Set Temporary IP Address utility. The sub-network is specified by the computer's subnet mask and the IP addresses of the computer and the PACSystems Ethernet Interface.
- **Note:** To set the IP address, you will need the MAC address of the Ethernet Interface to which PME will be connected.
- 1. Connect the PACSystems CPU LAN to the Ethernet network on which PME is communicating.
- 2. In the Project tab of the Navigator, right click the PACSystems target, choose Offline Commands, and then choose Set Temporary IP Address. The Set Temporary IP Address dialog box (Figure 17) appears.
- 3. In the Set Temporary IP Address dialog box, do the following:
 - Key in the 12-digit hexadecimal MAC address (two digits per field).
 - In the *IP Address to Set* box, specify the temporary IP address you want to set for the PACSystems LAN.
 - If necessary, select the Enable Network Interface Selections check box and specify the IP address of the network interface on which the PACSystems is located.
- 4. When the fields are properly configured, click the Set IP button.
- 5. The IP Address of the specified PACSystems LAN will be set to the specified temporary address. This may take up to a minute.

Set Temporary IP Address	×		
This utility is designed to set the IP address of the target for a temporary time period. The IP address will reset after power is cycled. Please remember to download the hardware configuration immediately after using this tool.			
MAC Address	_		
Enter 12-digit MAC address using hexadecimal notation (six 2-digit pair	s).		
IP Address to Set	Set IP		
Enter IP address using dotted decimal notation.	Exit		
0.0.0.0	<u>H</u> elp		
Network Interface Selection			
If your computer has multiple network interfaces, you may pick the one to use	е.		
Enable interface selection			
· · · · · ·			

After the programmer connects over Ethernet, the permanent IP address for the Ethernet interface, which is set in the hardware configuration, will have been downloaded to the CPU.

The temporary IP address remains in effect until the Ethernet interface is restarted, power-cycled or until the hardware configuration is downloaded or cleared.

Figure 17: Set Temporary IP Address

Caution



The temporary IP Address set by the Set Temporary IP Address utility is not retained through a power cycle. To set a permanent IP Address, you must set the IP Address property of the target and download (store) HWC to the PACSystems.

The Set Temporary IP Address utility can assign a temporary IP Address even if the target Ethernet Interface has previously been configured to a non-default IP Address. (This includes overriding an IP Address previously configured by the programmer.)

Use this IP Address assignment mechanism with care.

Chapter 4 CPU Operation

This chapter describes the operating modes of a PACSystems CPU and describes the tasks the CPU carries out during these modes. The following topics are discussed:

- CPU Sweep
- Program Scheduling Modes
- Window Modes
- Data Coherency in Communications Windows
- Run/Stop Operations
- Flash Memory Operation
- Logic/Configuration Source and CPU Operating Mode at Power-Up
- Clocks and Timers
- System Security
- PACSystems I/O System
- Power-Up and Power-Down Sequences

4.1 CPU Sweep

The application program in the CPU executes repeatedly until stopped by a command from the programmer, from another device, from the RUN/STOP Switch on the CPU module, or a fatal fault occurs. In addition to executing the application program, the CPU obtains data from input devices, sends data to output devices, performs internal housekeeping, performs communications tasks, and performs self-tests. This sequence of operations is called the **sweep**.

The CPU sweep runs in one of three sweep modes:

Normal Sweep	In this mode, each sweep can consume a variable amount of time. The Logic Window is executed in its entirety each sweep. The Communications and Background Windows can be set to execute in Limited or Run-to-Completion mode.
Constant Sweep	In this mode, each sweep begins at a user-specified Constant Sweep time after the previous sweep began. The Logic Window is executed in its entirety each sweep. If there is sufficient time at the end of the sweep, the CPU alternates among the Communications and Background Windows, allowing them to execute until it is time for the next sweep to begin.
Constant Window	In this mode, each sweep can consume a variable amount of time. The Logic Window is executed in its entirety each sweep. The CPU alternates among the Communications and Background Windows, allowing them to execute for a time equal to the user-specified Constant Window timer.

Note: The information presented above summarizes the different sweep modes. For additional information, refer to *CPU Sweep Modes*.

The CPU also operates in one of four RUN/STOP Modes (for details, refer to Run/Stop Operations):

- Run/Outputs Enabled
- Run/Outputs Disabled
- Stop/IO Scan
- Stop/No IO

4.1.1 Parts of the CPU Sweep

There are seven major phases in a typical CPU sweep as shown in the following figure.




Figure 18: Major Phases of a Typical CPU Sweep

4.1.1.1 Major Phases in a Typical CPU Sweep

Phase	Activity			
Housekeeping	The housekeeping portion of the sweep performs the tasks necessary to prepare for the start of the sweep. This includes updating %S bits, determining timer update values, determining the mode of the sweep (Stop or Run), and polling of expansion racks. Expansion racks are polled to determine if power has just been applied to an expansion rack. Once an expansion rack is recognized, then configuration of that rack and all of its modules are processed in the Controller Communications Window.			
Input Scan	 During the input scan, the CPU reads input data from the Genius Bus Controllers and input modules. If data has been received on an EGD page, the CPU copies the data for that page from the Ethernet interface to the appropriate reference memory. For details, see PACSystems RX7i & RX3i TCP/IP Ethernet Communications User Manual, GFK-2224. Note: The input scan is not performed if a program has an active Suspend I/O function on the previous sweep. 			
Application Program Task Execution (Logic Window)	The CPU solves the application program logic. It always starts with the first instruction in the program. It ends when the last instruction is executed. Solving the logic creates a new set of output data. For details on controlling the execution of programs, refer to PACSystems RX7i and RX3i CPU Programmer's Reference Manual, GFK-2950 Chapter 2. Interrupt driven logic can execute during any phase of the sweep. For details, refer to PACSystems RX7i and RX3i CPU Programmer's Reference Manual, GFK-2950 Chapter 2.			
Output Scan	 A list of execution times for instructions can be found in Appendix A. The CPU writes output data to bus controllers and output modules. The user program checksum is computed. During the output scan, the CPU sends output data to the Genius Bus Controllers and output modules. If the producer period of an EGD page has expired, the CPU copies the data for that page from the appropriate reference memory to the Ethernet interface. The output scan is completed when all output data has been sent. If the CPU is in RUN Mode and it is configured to perform a background checksum calculation, the background checksum is performed at the end of the output scan. The default setting for number of words to checksum each sweep is 16. If the words to checksum helps ensure the integrity of the user logic while the CPU is in RUN Mode. The output scan is not performed if a program has an active Suspend I/O function on the current sweep. 			


Phase	Activity
Controller Communications	Services the onboard Ethernet and serial ports. In addition, reconfiguration of expansion racks and individual modules occurs during this portion of the sweep.
Window	The CPU always executes this window. The following items are serviced in this window:
	 Reconfiguration of expansion racks and individual modules. During the Controller Communications Window, highest priority is given to reconfiguration. Modules are reconfigured as needed, up to the total time allocated to this window. Several sweeps are required to complete reconfiguration of a module. Communications activity involving the embedded Ethernet port and the two serial ports of the CPU.
	Time and execution of the Controller Communications Window can be configured using the programming software. It can also be dynamically controlled from the user program using Service Request function #3. The window time can be set to a value from 0 to 255 ms (default is 10 ms).
	Note that if the Controller Communications Window is set to 0, there are two alternate ways to open the window: perform a power-cycle without the battery (or Energy Pack) attached, or go to STOP Mode.
Backplane Communications Window	Communications with intelligent devices occur during this window. The rack-based Ethernet Interface module communicates in the Backplane Communications window. During this part of the sweep the CPU communicates with intelligent modules such as the Genius Bus Controller and TCP/IP Ethernet modules.
	In this window, the CPU completes any previously unfinished request before executing any pending requests in the queue. When the time allocated for the window expires, processing stops.
	The Backplane Communications Window defaults to Complete (Run to Completion) mode. This means that all currently pending requests on all intelligent option modules are processed every sweep. This window can also run in Limited mode, in which the maximum time allocated for the window per scan is specified.
	The mode and time limit can be configured and stored to the CPU, or it can be dynamically controlled from the user program using Service Request function #4. The Backplane Communications Window time can be set to a value from 0 to 255ms (default is 255ms). This allows communications functions to be skipped during certain time-critical sweeps.
Background	CPU self-tests occur in this window.
Window	A CPU self-test is performed in this window. Included in this self-test is a verification of the checksum for the CPU operating system software.
	The Background Window time defaults to 0 ms. A different value can be configured and stored to the CPU, or it can be changed online using the programming software.
	Time and execution of the Background Window can also be dynamically controlled from the user program using Service Request function #5. This allows background functions to be skipped during certain time-critical sweeps.

4.1.2 CPU Sweep Modes

4.1.2.1 Normal Sweep Mode

In Normal Sweep mode, each sweep can consume a variable amount of time. The Logic window is executed in its entirety each sweep. The Communications windows can be set to execute in a Limited or Run-to-Completion mode. Normal Sweep is the most common sweep mode used for control system applications.

The following figure illustrates three successive CPU sweeps in Normal Sweep mode. Note that the total sweep times may vary due to sweep-to-sweep variations in the Logic window, Communications windows, and Background window.



BG = Background Window

Figure 19: Typical Sweeps in Normal Sweep Mode

4.1.2.2 Constant Sweep Mode

In Constant Sweep mode, each sweep begins at a specified Constant Sweep time after the previous sweep began. The Logic Window is executed in its entirety each sweep. If there is sufficient time at the end of the sweep, the CPU alternates among the Controller Communications, Backplane Communications, and Background Windows, allowing them to execute until it is time for the next sweep to begin. Some or all of the Communications and Background Windows terminate when the overall CPU sweep time has reached the value specified as the Constant Sweep time.


One reason for using Constant Sweep mode is to ensure that I/O data are updated at constant intervals.

The value of the Constant Sweep timer can be configured to be any value from 5 to 2550 ms. The Constant Sweep timer value may also be set and Constant Sweep mode may be enabled or disabled by the programming software or by the user program using Service Request function #1. The Constant Sweep timer has no default value; a timer value must be set prior to or at the same time Constant Sweep mode is enabled.

The Ethernet Global Data³¹ page configured for either consumption or production can add up to 1 ms to the sweep time. This sweep impact should be taken into account when configuring the CPU constant sweep mode and setting the CPU watchdog timeout.

If the sweep exceeds the Constant Sweep time in a given sweep, the CPU places an oversweep alarm in the CPU fault table and sets the OV_SWP (%SA0002) status reference at the beginning of the next sweep. Additional sweep time due to an oversweep condition in a given sweep does not affect the time given to the next sweep.

The following figure illustrates four successive sweeps in Constant Sweep mode with a Constant Sweep time of 100 ms. Note that the total sweep time is constant, but an oversweep may occur due to the Logic Window taking longer than normal.



³¹ For EGD configured on Embedded Ethernet interface of CPE305/CPE310, refer to A.3.6 for Constant sweep impact.


4.1.2.3 Constant Window Mode

In Constant Window mode, each sweep can consume a variable amount of time. The Logic Window is executed in its entirety each sweep. The CPU alternates among the three windows, allowing them execute for a time equal to the value set for the Constant Window timer. The overall CPU sweep time is equal to the time required to execute the Housekeeping, Input Scan, Logic Window, and Output Scan phases of the sweep plus the value of the Constant Window timer. This time may vary due to sweep-to-sweep variances in the execution time of the Logic Window.

An application that requires a certain amount of time between the Output Scan and the Input Scan, permitting inputs to settle after receiving output data from the program, would be ideal for Constant Window mode.

The value of the Constant Window timer can be configured to be any value from 3 to 255 ms. The Constant Window timer value may also be set by the programming software or by the user program using Service Request functions #3, #4, and #5.

The following figure illustrates three successive sweeps in Constant Window mode. Note that the total sweep times may vary due to sweep-to-sweep variations in the Logic Window, but the time given to the Communications and Background Windows is constant. Some of the Communications or Background Windows may be skipped, suspended, or run multiple times based on the Constant Window time.



BG = Background Window

Figure 21: Typical Sweeps in Constant Window Mode

4.2 **Program Scheduling Modes**

The CPU supports one program scheduling mode: the Ordered mode. An ordered program is executed in its entirety once per sweep in the Logic Window.

4.3 Window Modes

The previous section describes the phases of a typical CPU sweep. The Controller Communications, Backplane Communications, and Background windows can be run in various modes, based on the CPU sweep mode. (Refer to *CPU Sweep Modes*.) The following three window modes are available:

Run-to-In Run-to-Completion mode, all requests made when the window has started
are serviced. When all pending requests in the given window have completed,
the CPU transitions to the next phase of the sweep. (This does not apply to the
Background window because it does not process requests.)

- **Constant** In Constant Window mode, the total amount of time that the Controller Communications window, Backplane Communications window, and Background window run is fixed. If the time expires while in the middle of servicing a request, these windows are closed, and communications will be resumed the next sweep. If no requests are pending in this window, the CPU cycles through these windows the specified amount of time polling for further requests. If any window is put in constant window mode, all are in constant window mode.
- Limited In Limited mode, the maximum time that the window runs is fixed. If time expires while in the middle of servicing a request, the window is closed, and communications will be resumed the next time that the given window is run. If no requests are pending in this window, the CPU proceeds to the next phase of the sweep.

4.4 Data Coherency in Communications Windows

When running in Constant or Limited Window mode, the Controller and Backplane Communications Windows may be terminated early in all CPU sweep modes. If an external device, such as CIMPLICITY HMI, is transferring a block of data, the coherency of the data block may be disrupted if the communications window is terminated prior to completing the request. The request will complete during the next sweep; however, part of the data will have resulted from one sweep and the remainder will be from the following sweep. When the CPU is in Normal Sweep mode and the Communications Window is in Run-to-Completion mode, the data coherency problem described above does not exist.

Note: External devices that communicate to the CPU while it is stopped will read information as it was left in its last state. This may be misleading to operators viewing an HMI system that does not indicate CPU Run/Stop state. Process graphics will often indicate everything is still operating normally.

Also, note that non-retentive outputs do not clear until the CPU is changed from Stop to Run.

4.5 Run/Stop Operations

The PACSystems CPUs support four RUN/STOP Modes of operation. You can change these modes in the following ways: the RUN/STOP Switch, configuration from the programming software, LD function blocks, and system calls from C applications. Switching to and from various modes can be restricted based on privilege levels, position of the RUN/STOP Switch, passwords, etc.

Mode	Operation
Run/Output s Enabled	The CPU runs user programs and continually scans inputs and updates physical outputs, including Genius and Ethernet outputs. The Controller and Backplane Communications Windows are run in Limited, Run-to-Completion, or Constant mode.
Run/Output s Disabled	The CPU runs user programs and continually scans inputs, but updates to physical outputs, including Genius and Field Control, are not performed. Physical outputs are held in their configured default state in this mode. The Controller and Backplane Communications Windows are run in Limited, Run-to-Completion, or Constant mode.
Stop/IO Scan Enabled	The CPU does not run user programs, but the inputs and outputs are scanned. The Controller and Backplane Communications Windows are run in Run-to-Completion mode. The Background Window is limited to 10ms.
Stop/IO Scan Disabled	The CPU does not run user programs, and the inputs and outputs are not scanned. The Controller and Backplane Communications Windows are run in a Run-to- Completion mode. The Background Window is limited to 10ms. Note: STOP Mode I/O scanning is always disabled for redundancy CPUs.

Note: You cannot add to the size of %P and %L reference tables in RUN Mode unless the %P and %L references are the first of their type in the block being stored or the block being stored is a totally new block.

4.5.1 CPU STOP Modes

The CPU has four modes of operation while it is in STOP Mode. The two most common are:

4.5.1.1 STOP-I/O Enabled Mode

• I/O Scan Enabled - the Input and Output scans are performed each sweep.

4.5.1.2 STOP-I/O Disabled Mode

I/O Scan Disabled - the Input and Output scans are skipped.

When the CPU is in STOP Mode, it does not execute the application program. You can configure whether the I/O is scanned during STOP Mode. Communications with the programmer and intelligent option modules continue in STOP Mode. Also, bus receiver module polling and rack reconfiguration continue in STOP Mode.

In both STOP Modes, the Controller Communications and Backplane Communications windows run in Run-to-Completion mode and the Background window runs in Limited mode with a 10 ms limit.

The number of last scans can be configured in the hardware configuration. Last scans are completed after the CPU has received an indication that a transition from Run to Stop or Stop Faulted mode should occur. The default is 0.

SVCREQ13 can be used in the application program to stop the CPU after a specified number of scans. All I/O will go to their configured default states, and a diagnostic message will be placed in the CPU Fault Table.




Figure 22: CPU Sweep in Stop-I/O Disabled and Stop-I/O Enabled Modes

4.5.1.3 STOP-Halt Mode

Following an internal fault, such as a hardware watchdog timeout or an ECC Memory Check fault, the CPU will automatically go into STOP-Halt mode. In this mode, logic execution and I/O scanning is suspended.

Depending on the underlying cause, CPU rack backlpane communications may also be suspended. For example, following a hardware watchdog timeout, the CPU restarts in STOP-Halt mode with backplane communications operational. In contrast, following an ECC Memory Check Fault, the CPU immediately enters STOP-Halt mode with backplane communications suspended.

To recover from STOP-Halt mode, the CPU/CPE must be disconnected from its backup power source (battery or Energy Pack), powered off, then powered back on, after which the backup power source should be reconnected.

To enable backplane communications where they have been disabled in STOP-Halt mode, cycle power with its backup power source attached (battery or Energy Pack), then powered back on.

While the CPU is in STOP-Halt mode, the PACS Analyzer tool may be employed to examine the CPU's fault tables. The PACS Analyzer software is a tool that is embedded in PME. It can also be downloaded from the GE-IP Support website <u>http://support.ge-ip.com</u>.

If backplane communications have been suspended, the PACS Analyzer must be directly connected to a serial or Ethernet port on the CPU. If backplane communications are operational, the PACS Analyzer may be connected via a communications or Ethernet module in the backplane, or to a CPU-embedded port.

CPE305/CPE310/CPE330 CPU models only: The programmer can connect to these CPUs in STOP-Halt mode through the embedded Ethernet port without a reset or power cycle.

4.5.1.4 STOP-Fault Mode

In STOP-Fault Mode, logic execution and I/O Scanning cease after the number of last scans (configured by the user) has been exhausted. Client communications also cease at that time. Server communications are available, but with PLC data which has become static.

Within PME, the user can configure each fault action to be either *diagnostic* or *fatal*.

- A diagnostic fault does not stop the Controller from executing logic. It sets a diagnostic variable and is logged in a fault table.
- A fatal fault transitions the Controller to the STOP-Fault Mode. It also sets a diagnostic variable and is logged in a fault table.

Within PME, the user can also configure the number of last scans to be executed in the event of a fault (see PME *Scans* tab, *Number of Last Scans* parameter).

To recover from STOP-Fault Mode, resolve the underlying cause and clear the Controller Fault Table. This allows the CPU to transition to STOP-I/O Disabled Mode.

4.5.2 STOP-to-RUN Mode Transition

The CPU performs the following operations on Stop-to-Run transition:

- Validation of sweep mode and program scheduling mode selections
- Validation of references used by programs with the actual configured sizes
- Re-initialization of data areas for external blocks and standalone C programs
- Clearing of non-retentive memory

4.5.3 RUN/STOP Switch Operation

The RUN/STOP Switch is a 3-position switch which operates as follows:

Switch Position	CPU and Sweep Mode	Memory Protection
RUN I/O or RUN I/O Enable	The CPU runs with I/O sweep enabled.	User program memory is read only.
RUN or RUN Output Disable	The CPU runs with outputs disabled.	User program memory is read only.
STOP	The CPU is not allowed to go into RUN Mode.	User program memory can be written.

The RUN/STOP Switch can be disabled in the programming software HWC. The memory protection function of the switch can be disabled separately in HWC. The RUN/STOP Switch is enabled by default. The memory protection functionality is disabled by default.

The Read Switch Position (Switch_Pos) function allows the logic to read the current position of the RUN/STOP Switch, as well as the mode for which the switch is configured. For details, refer to PACSystems RX7i and RX3i CPU Programmer's Reference Manual, GFK-2950 Chapter 4.

4.6 Flash Memory Operation

The CPU stores the current configuration and application in user memory (either battery-backed RAM or non-volatile user memory, depending on the CPU model). You can also store the Logic, Hardware Configuration, and Reference Data into non-volatile flash memory. The PACSystems CPU provides enough flash memory to hold all of user space, all reference tables that aren't counted against user space, and any overhead required. For details on which items count against user memory space, refer to Appendix B.

By default, the CPU reads program logic and configuration, and reference table data from user memory at power-up. However, logic/configuration and reference tables can each be configured to always read from flash or conditionally read from flash. To configure these parameters in the programming software, select the CPU's Settings tab in Hardware Configuration.

If logic/configuration and/or reference tables are configured for conditional power-up from flash, these items are restored from flash to user memory when the user memory is corrupted or was not preserved (for example, the memory backup battery or Energy Pack is not installed or not operational). If logic/configuration and/or reference memory are configured for conditional power-up from flash and user memory has been preserved, no flash operation will occur.

If logic/configuration and/or reference tables are configured to always power up from flash, these items are restored from flash to user memory regardless of the state of the user memory.

Note: If *any* component (logic/configuration or reference tables) is read from flash, OEM-mode and passwords are also read from flash.

In addition to configuring where the CPU obtains logic, configuration, and data during power-up, the programming software provides the following flash operations:

- Write a copy of the current configuration, application program, and reference tables (excluding overrides) to flash memory. Note that a write-to-flash operation causes all components to be stored to flash.
- Read a previously stored configuration and application program, and/or reference table values from flash into user memory.
- Verify that flash and user memory contain identical data.
- Clear flash contents.

Flash read and write operations copy the contents of flash memory or user memory as individual files. The programming software displays the progress of the copy operation and allows you to cancel a flash read or write operation during the copy process instead of waiting for the entire transfer process to complete. The entire user memory image must be successfully transferred for the flash copy to be considered successful. If an entire write-to-flash transfer is not completed due to canceling, power cycle, or some other intervention, the CPU will clear flash memory. Similarly, if a read-from-flash transfer is interrupted, user memory will be cleared.

4.7 Logic/Configuration Source and CPU Operating Mode at Power-Up

Flash and user memory can contain different values for the Logic/Configuration Power-up Source parameter. The following tables summarize how these settings determine the logic/configuration source after a power cycle. CPU mode is affected by the Power-up Mode, the RUN/STOP Switch and Stop-Mode I/O Scanning parameters, the physical RUN/STOP Mode Switch position, and the Power Down Mode as shown in sections 4.7.1 and 4.7.2.

Before Power Cycle		After Power Cycle		
Logic/Configuration Power-up Source in Flash	Logic/Configuration Power-up Source in RAM	Origin of	CPU Mode	
Always Flash	Memory not preserved (i.e. no battery/Energy Pack, or memory corrupted)	Flash	See CPU Mode when Memory Not Preserved/Power-up Source is Flash.	
Always Flash	No configuration in RAM, memory preserved		See CPU Mode when Memory Preserved.	
Always Flash	Always Flash	Flash		
Always Flash	Conditional Flash	Flash		
Always Flash	Always RAM	Flash		
Conditional Flash	Memory not preserved (i.e. no battery/Energy Pack or memory corrupted)		See CPU Mode when Memory Not Preserved/Power-up Source is Flash.	
Conditional Flash	No configuration in RAM, memory preserved	Uses default logic/configuration	Stop Disabled	
Conditional Flash	Always Flash	RAM	See CPU Mode when Memory	
Conditional Flash	Conditional Flash	RAM	Preserved.	
Conditional Flash	Always RAM	RAM		
Always RAM	Memory not preserved (i.e. no battery/Energy Pack, or memory corrupted)	Uses default logic/configuration	Stop Disabled	
Always RAM	No configuration in RAM, memory preserved	Uses default logic/configuration	Stop Disabled	
Always RAM	Always Flash	Flash	See CPU Mode when Memory	
Always RAM	Conditional Flash	RAM	Preserved.	
Always RAM	Always RAM	RAM		
No Configuration in Flash	Memory not preserved (i.e. no battery/Energy Pack, or memory corrupted)	Uses default logic/configuration	Stop Disabled	
No Configuration in Flash	No configuration in RAM, memory preserved	Uses default logic/configuration	Stop Disabled	
No Configuration in Flash	Always Flash	RAM	See CPU Mode when Memory	
No Configuration in Flash	Conditional Flash	RAM	Preserved.	
No Configuration in Flash	Always RAM	RAM		

Configuration Parameters Power-up Mode RUN/STOP Switch			
		RUN/STOP Switch Position	CPU Mode
Run	Enabled	Stop	Stop Disabled
Run	Enabled	Run Disabled	Run Disabled
Run	Enabled	Run Enabled	Run Enabled
Run	Disabled	N/A	Run Disabled
Stop	N/A	N/A	Stop Disabled
Last	Enabled	Stop	Stop Disabled
Last	Enabled	Run Disabled	Run Disabled
Last	Enabled	Run Enabled	Run Disabled
Last	Disabled	N/A	Run Disabled

4.7.1 CPU Mode when Memory Not Preserved/Power-up Source is Flash

4.7.2 CPU Mode when Memory Preserved

Configuratio	on Parameters				
Power-up	RUN/STOP	Stop-Mode I/O Scanning	RUN/STOP	Power Down	CPU Mode
Mode	Switch		Switch Position	Mode	
Run	Enabled	Enabled	Stop	N/A	Stop Enabled
Run	Enabled	Disabled	Stop	N/A	Stop Disabled
Run	Enabled	N/A	Run Disabled	N/A	Run Disabled
Run	Enabled	N/A	Run Enabled	N/A	Run Enabled
Run	Disabled	N/A	N/A	N/A	Run Enabled
Stop	N/A	Enabled	N/A	N/A	Stop Enabled
Stop	N/A	Disabled	N/A	N/A	Stop Disabled
Last	Enabled	Enabled	Stop	Stop Disabled	Stop Disabled
Last	Enabled	Enabled	Stop	Stop Enabled	Stop Enabled
Last	Enabled	Enabled	Stop	Run Disabled	Stop Enabled
Last	Enabled	Enabled	Stop	Run Enabled	Stop Enabled
Last	Enabled	Disabled	Stop	N/A	Stop Disabled
Last	Enabled	N/A	Run Disabled	Stop Disabled	Stop Disabled
Last	Enabled	Enabled	Run Disabled	Stop Enabled	Stop Enabled
Last	Enabled	Disabled	Run Disabled	Stop Enabled	Stop Disabled
Last	Enabled	N/A	Run Disabled	Run Disabled	Run Disabled
Last	Enabled	N/A	Run Disabled	Run Enabled	Run Disabled
Last	Enabled	N/A	Run Enabled	Stop Disabled	Stop Disabled
Last	Enabled	Enabled	Run Enabled	Stop Enabled	Stop Enabled
Last	Enabled	Disabled	Run Enabled	Stop Enabled	Stop Disabled
Last	Enabled	N/A	Run Enabled	Run Disabled	Run Disabled
Last	Enabled	N/A	Run Enabled	Run Enabled	Run Enabled
Last	Disabled	N/A	N/A	Stop Disabled	Stop Disabled
Last	Disabled	Enabled	N/A	Stop Enabled	Stop Enabled
Last	Disabled	Disabled	N/A	Stop Enabled	Stop Disabled
Last	Disabled	N/A	N/A	Run Disabled	Run Disabled
Last	Disabled	N/A	N/A	Run Enabled	Run Enabled

4.8 Clocks and Timers

Clocks and timers provided by the CPU include an elapsed time clock, a time-of-day clock, and software and hardware watchdog timers.

For information on timer functions and timed contacts provided by the CPU instruction set, refer to *Timers* in *PACSystems RX7i* and *RX3i* CPU Programmer's Reference Manual, GFK-2950 Chapter 4.

4.8.1 Elapsed Time Clock

The elapsed time clock tracks the time elapsed since the CPU powered on. The clock is not retentive across a power failure; it restarts on each power-up. This seconds count rolls over (seconds count returns to zero) approximately 100 years after the clock begins timing.

Because the elapsed time clock provides the base for system software operations and timer function blocks, it may not be reset from the user program or the programmer. However, the application program can read the current value of the elapsed time clock by using Service Request #16 or Service Request #50, which provides higher resolution.

4.8.2 Time-of-Day Clock

A hardware time-of-day clock maintains the time of day (TOD) in the CPU. The time-of-day clock maintains the following time functions:

- Year (two digits)
- Month
- Day of month
- Hour
- Minute
- Second
- Day of week

The TOD clock is battery-backed and maintains its present state across a power failure. The time-ofday clock handles month-to-month and year-to-year transitions and automatically compensates for leap years through year 2036.

You can read and set the hardware TOD time and date through the application program using Service Request function #7. For details, refer to *PACSystems RX7i and RX3i CPU Programmer's Reference Manual*, GFK-2950 Chapter 6.

4.8.2.1 High-Resolution Time of Day Software Clock

A high-resolution software TOD clock is implemented in firmware to provide nanoseconds resolution. When the high-resolution software TOD clock is set, the hardware TOD clock is set with the YYYY: Mon: Day: Hr: Min: Sec fields in the POSIX time, the RTC is read, and the delta between the POSIX time and the value read from the RTC is computed and saved. Thus, if 1-second resolution is desired the hardware TOD clock is read. Otherwise, the high-resolution software TOD clock is read to provide greater resolution. When the latter occurs, the hardware RTC is read and the saved delta added to the value read.

When the SNTP Time Transfer feature is implemented, all SNTP time updates received at the CPU will cause the high-resolution software TOD clock to be updated.

4.8.2.2 Synchronizing the High-resolution Time of Day Clock to an SNTP Network Time Server

In an SNTP system, a computer on the network (called an SNTP server) sends out a periodic timing message to all SNTP-capable Ethernet Interfaces on the network, which synchronize their internal clocks with this SNTP timing message. If SNTP is used to perform network time synchronization, the time-stamp information typically has ± 10 ms accuracy between controllers on the same network.

Synchronizing the CPU TOD clock to an SNTP server allows you to set a consistent time across multiple systems. Once the CPU TOD clock has been synchronized with the SNTP time, all produced EGD exchanges will use the CPU TOD current value for the time-stamp.

The CPU TOD clock is set with accuracy within ± 2 ms of the SNTP time-stamp.

TOD clock synchronization is enabled on an Ethernet module by the advanced user parameter (AUP), *ncpu_sync*. The CPU must also use a COMMREQ in user logic to select an Ethernet module as the time master. For additional information, refer to *Time-stamping of Ethernet Global Data Exchanges* in *PACSystems RX7i & RX3i TCP/IP Ethernet Communications User Manual*, GFK-2224 Chapter 4.

4.8.3 Watchdog Timer

4.8.3.1 Software Watchdog Timer

A software watchdog timer in the CPU is designed to detect *failure to complete sweep* conditions. The timer value for the software watchdog timer is set by using the programming software. The allowable range for this timer is 10 ms to 2550 ms; the default value is 200 ms. The software watchdog timer always starts from zero at the beginning of each sweep.

The software watchdog timer is useful in detecting abnormal operation of the application program that prevents the CPU sweep from completing within the user-specified time. Examples of such abnormal application program conditions are as follows:

- Excessive recursive calling of a block
- Excessive looping (large loop count or large amounts of execution time for each iteration)
- Infinite execution loop

When selecting a software watchdog value, always set the value higher than the longest expected sweep time to prevent accidental expiration. For Constant Sweep mode, allowance for oversweep conditions should be considered when selecting the software watchdog timer value.

Refer to the Appendix A-3.6 for EGD Sweep impact and EGD processor utilization for EGD exchanges configured on Embedded Ethernet interface of the CPE305/310.

The watchdog timer continues during interrupt execution. Queuing of interrupts within a single sweep may cause watchdog timer expiration.

If the software watchdog timeout value is exceeded, the OK LED blinks, and the CPU goes to STOP-Halt mode. Certain functions, however, are still possible. A fault is placed in the CPU fault table, and outputs go to their default state. The CPU will only communicate with the programmer; no other communications or operations are possible. To recover, power must be cycled on the rack or backplane containing the CPU.

To extend the current sweep beyond the software watchdog timer value, the application program may restart the software watchdog timer using Service Request function #8. However, the software watchdog timer value may only be changed from the configuration software.

Note that Service Request Function #8 does not reset the output scan timer implemented on the Genius Bus Controller.

4.8.3.2 Hardware Watchdog Timer

A backup circuit provides additional protection for the CPU. If this backup circuit activates, the CPU is immediately Reset. Outputs go to their default states, no communications of any kind are possible, and the CPU halts. The recovery procedure is documented below.

There are two basic forms of hardware watchdog:

- 1) for CPE305, CPE310 and CPE330, a watchdog reset results in an automatic restart into STOP-Halt mode;
- 2) for RX3i CPU310, CPU315, CPU320 and all RX7i CPUs, the watchdog reset holds the CPU in reset until the next power cycle. There is no automatic restart. If a charged battery is connected, the power cycle will result in a restart into STOP-Halt mode.

For both watchdog reset types, the CPU is power cycled after the energy pack (for the CPE models), or battery (for the other models listed) has been removed. This procedure gets the CPU out of STOP-Halt. The backup power source should then be reconnected.

RX3i CPU Response to a Hardware Watchdog Timeout:

The following responses to a hardware watchdog timeout are common to all RX3i CPU and CPE models:

- While the CPU/CPE is in STOP-Halt mode, you can connect the programmer software or PACs Analyzer to view the fault tables, including any faults logged before the timeout. (See below for distinctions between CPU and CPE behavior.) The PACS Analyzer software is a tool that is embedded in PME. It can also be downloaded from the GE-IP Support website.
- During startup following hardware watchdog reset, the CPU/CPE logs an *informational fault* with Error Code 446, which indicates a watchdog auto-reset occurred.

The following responses to a hardware watchdog timeout are different between RX3i CPU and RX3i CPE models:

- CPU310, CPU315, and CPU320 retain Controller and I/O Fault tables after a hardware watchdog timeout.
- CPE305, CPE310, and CPE330 do not retain Controller and I/O Fault tables following a hardware watchdog timeout.

Note: PACSystems does not support Fatal Fault Retries.

4.9 System Security

The PACSystems CPU supports two types of system security:

- Passwords/privilege levels
- OEM protection

CPU versions 7.80 and later support Enhanced Security (including merged password tables). This provides a more secure mechanism for setting and authenticating passwords and OEM keys versus the Legacy Security Mode. Refer to the *Important Product Information* document for the CPU model and firmware version that you are using.

For Enhanced Security operation, see *Enhanced Security for Passwords and OEM Protection*. A summary of operational differences between Enhanced and Legacy Security modes is provided at *Legacy/Enhanced Security Comparison*.

4.9.1 Passwords and Privilege Levels - Legacy Mode

Passwords are a configurable feature of the PACSystems CPU. Their use is optional and is set up using the programming software. Passwords provide different levels of access privilege for the CPU when the programmer is Online. Passwords are not used if the programmer is in Offline mode.

The default state is no password protection. Each privilege level in the CPU may have a unique password; however, the same password can be used for more than one level. Passwords can be changed only through the programming software.

Passwords are one to seven ASCII characters in length.

After passwords have been set up, access to the CPU via any communications path is restricted from the levels at which the passwords are set, unless the proper password has been entered. Once a password has successfully been accepted, access to the highest privilege level requested and below is granted (for example, providing the password for level 3 allows access to functions at levels 1, 2, and 3).

Note: The RUN/STOP Switch on the CPU overrides password protection. Even though the programmer may not be able to switch between Run and STOP Mode, the switch on the CPU can do so.

Level	Password	Access Description
4	Yes	Write to configuration or logic. Configuration may only be written in STOP Mode; logic may be written in STOP Mode or RUN Mode. Set or delete passwords for any level. Note: This is the default privilege for a connection to the CPU if no passwords are defined.
3	Yes	Write to configuration or logic when the CPU is in STOP Mode, including word-for-word changes, addition/deletion of program logic, and the overriding of discrete I/O.
2	Yes	Write to any data memory. This does not include overriding discrete I/O. The CPU can be started or stopped. CPU and I/O Fault Tables can be cleared.
1	Yes	Read any CPU data except for passwords. This includes reading fault tables, performing datagrams, verifying logic/configuration, loading program and configuration, etc. from the CPU. None of this data may be changed. At this level, RUN/STOP Mode transitions from the programmer are not allowed.

4.9.1.1 **Privilege Levels**

4.9.1.2 Protection Level Request from Programmer

In Legacy mode, upon connection to the CPU, the programmer requests the CPU to move to the highest non-protected level.

The programmer requests a privilege level change by supplying the new privilege level and the password for that level. If the password sent by the programmer does not agree with the password stored in the CPU's password access table for the requested level, the privilege level change is denied and a fault is logged in the CPU fault table. The current privilege level is maintained, and no change occurs. A request to change to a privilege level that is not password protected is made by supplying the new level and a null password. A privilege change may be to a lower level as well as to a higher level.

4.9.1.3 Maintaining Passwords through a Power Cycle

Initial passwords are blank for a new controller or a controller that has its passwords cleared. For passwords to be maintained through power cycles, the controller must either:

Store to RAM and use an Energy Pack or battery to maintain memory.

Store to User Flash with configuration set up to load from Flash at power up.

4.9.1.4 **Disabling Passwords**

The use of password protection is optional. Passwords can be disabled using the programming software.

Note: To enable passwords after they have been disabled, the CPU must be power cycled with the battery or Energy Pack removed.

4.9.2 OEM Protection – Legacy Mode

Original Equipment Manufacturer (OEM) protection provides a higher level of security than password levels 1 through 4. This feature allows a third-party OEM to create control programs for the CPU and then set the OEM-locked mode, which prevents the end user from reading or modifying the program.

The OEM protection feature is enabled/disabled using a 1 to 7 character password, known as the *OEM key*. When OEM protection is enabled, all read and write access to the CPU program and configuration is prohibited: any store, load, verify, or clear user program operation will fail.

4.9.2.1 OEM Protection in Systems that Load from Flash Memory

For OEM protection, it is recommended to store the program to User Flash and set configuration to always load from Flash. When setting up OEM protection it is important to download the user program to RAM and User Flash before enabling the OEM protection. For example, the following steps can be used to set up OEM protection.

- 1. Set OEM Key password (Must be at Access Level 4 to set OEM Key)
- 2. Download program to both RAM and User Flash.
- 3. Set OEM Protection to the Locked state (see firmware note below).

If you are storing a non-blank OEM key to flash memory, you should be careful to record the OEM key for future reference. If disabling OEM protection, be sure to clear the OEM key that is stored in flash memory.

Note: In CPU firmware versions 7.80 or later which support Enhanced Security (with merged password tables), OEM Protection Lock must be explicitly set.

In earlier versions, the OEM Protection could be enabled in User Flash without explicitly setting the OEM Protection to Locked. With the earlier firmware, a non-blank OEM Key that is loaded from User Flash at power-up would result in an automatic OEM Lock. In CPU firmware versions 7.80 or later (i.e. with merged passwords), this is no longer supported.

In firmware versions earlier than 6.01, the OEM protection was not preserved unless a battery was attached.

4.9.3 Enhanced Security for Passwords and OEM Protection

Enhanced Security passwords are supported by CPU firmware versions 7.80 or later. This feature provides a cryptographically secure password protocol between an SRTP client (for example Proficy Machine Edition) and a PACSystems controller. Enhanced Security passwords operate in a very similar fashion to the Legacy security password operation that is supported by previous firmware releases.

Enhanced Security passwords are enabled in Proficy Machine Edition³². PME requires a password in order to enable/disable the Enhanced Security mode of a target. This PME password restricts changes to the security mode used by a specific PME target and is independent of any passwords later configured on the controller.

Enabling Enhanced Security on a target does not force the controller to use only Enhanced Security. The controller supports both Legacy and Enhanced Security requests concurrently. For example, one PME target could be used to set initial passwords with Legacy security and a different PME target with Enhanced Security could connect and authenticate with the same controller.

Passwords set with one password mechanism (Legacy or Enhanced Security) can be authenticated and changed using the other mechanism, as long as the password is 7 characters or less. Setting passwords with Enhanced Security that are greater than 7 characters prevents access using the Legacy mechanism. For example, you could use Enhanced Security to set a 10 character password for Level 4 and Level 3, but set a 7 character password for Level 2. In this case, a Legacy target could be used to obtain Level 2 access, but the Legacy target could never access Level 4 or Level 3 because of 7-character limit of the Legacy scheme.

4.9.3.1 Password and OEM Protection in Systems that Load from Flash Memory



Caution

Be careful when setting passwords and loading passwords from User Flash on every power-up. In this situation, it is not possible to clear passwords back to a default state if the Level 4 password and OEM key are forgotten.

For a recommended procedure, see OEM Protection in Systems that Load from Flash Memory.

³² To determine the required Proficy Machine Edition version, refer to the *Important Product Information (IPI)* document provided with the CPU firmware version you are using.

Feature	Legacy (less secure)	Enhanced (more secure)
Level 2, 3 and 4 protection	Levels 2, 3 and 4 must be set or modified simultaneously. (If you only want to change one, you must enter all three.)	Passwords can be set individually or in a group. When changing passwords, the old password for that level is required in order to change it.
Maximum password length	7 characters	31 characters
Clearing passwords	Passwords can be cleared back to initial blank password values.	Once a password is set, the Enhanced Security mode in PME will not allow it to be cleared back to a blank password. To revert to a blank password, the CPU memory must be cleared and power cycled.
Passwords ≤7 characters, set with either mode	Password verification and password changes allowed.	Password verification and password changes allowed.
Passwords >7 characters, set with Enhanced Security mode	Password verification and password changes <i>not</i> allowed.	Password verification and password changes allowed.
Maximum OEM key length	7 characters.	31 characters.
OEM keys ≤7 characters, set with Enhanced Security	Can change OEM Protection Lock state <i>Cannot</i> change the OEM key.	Can change OEM Protection Lock state and the OEM key.
OEM keys >7 characters, set with Enhanced Security	<i>Cannot</i> change OEM Protection Lock state or the OEM key.	Can change OEM Protection Lock state and the OEM key.

4.9.4 Legacy/Enhanced Security Comparison

4.10 PACSystems I/O System

The PACSystems I/O system provides the interface between the CPU and other devices. The PACSystems I/O system supports:

- I/O and Intelligent option modules.
- Ethernet Interface
- Motion modules (RX3i)
- PROFINET: The RX3i PROFINET Controller IC695PNC001 installs in the RX3i Main I/O Rack and is
 used to control remote I/O drops. Refer to PACSystems RX3i PROFINET I/O Controller Manual,
 GFK-2571. Some examples of remote drops are:
 - Standard rack-mounted I/O modules in RX3i racks scanned by the PROFINET scanner IC695PNS001. Refer to PACSystems RX3i PROFINET Scanner Manual, GFK-2737
 - A mini-drop consisting of one or two I/O modules and supervised by the IC695CEP001. Refer to PACSystems RX3i CEP PROFINET Scanner User Manual, GFK-2883.
 - A Genius Bus supervised by a Genius Communications Gateway (IC695GCG001). Refer to *PACSystems RX3i Genius Communications Gateway User Manual*, GFK-2892.
- The Genius I/O system
 - RX7i: a Genius I/O Bus Controller (GBC) module provides the interface between the RX7i CPU and a Genius I/O bus. Refer to *Series 90-70 Genius Bus Controller User's Manual, GFK-2017.*
 - RX3i: A Genius Communications Gateway (IC695GCG001) provides the interface between devices on the Genius I/O bus and a PROFINET Controller (IC695PNC001) which is installed in the RX3i Main I/O rack. Refer to PACSystems RX3i Genius Communications Gateway User Manual, GFK-2892.
 - For information on Genius I/O, refer to Genius I/O System User's Manual, GEK-90486-1 and Genius I/O Analog and Discrete Blocks User's Manual, GEK-90486-2.

4.10.1 I/O Configuration

4.10.1.1 Module Identification

In addition to the catalog number, the programming software stores a Module ID for each configured module in the hardware configuration that it delivers to the CPU. The CPU uses the Module ID to determine how to communicate with a given module.

When the hardware configuration is downloaded to the CPU (and during subsequent power-ups), the CPU compares the Module IDs stored by the programmer with the IDs of the modules physically present in the system. If the Module IDs do not match, a System Configuration Mismatch fault will be generated.

Because I/O modules of similar type may share the same Module ID, it is possible to download a configuration containing a module catalog number that does not match the module that is physically present in the slot without generating a System Configuration Mismatch.

Certain discrete modules with both reference memory inputs and reference memory outputs will experience invalid I/O transfer if incorrect configuration is stored from a similar mixed I/O module. No fault or error condition will be detected during configuration store and the module will be operational, although not in the manner described by configuration.

For example, a configuration swap between the IC693MDL754 output module and IC693MDL660 input module will not be detected as a configuration mismatch, but I/O data transfer between the module and the CPU reference memory will be invalid. If the input module (MDL660) is sent the configuration of the output module (MDL754) with the following parameters:

Reference Address: %Q601 Module Status Reference: %I33 Hold Last State Enable

It will receive inputs at the module status reference %133 and the status of the module will be received at %Q601.

If the output module is sent the configuration of the input module with the following parameters:

Reference Address: %1601 Input Filter: Enable Digital Filter Settings Reference: %165

It will output values at the digital filter settings reference %165 and the status of the module will be received at %1601.

4.10.1.2 **Default Conditions for I/O Modules**

Interrupts

Some input modules can be configured to send an interrupt to the application program. By default, this interrupt is disabled and the input filter is set to slow. If changed by the programming software, the new settings are applied when the configuration is stored and during subsequent power-cycles.

Outputs

Some output modules have a configurable output default mode that can be specified as either Off or Hold Last State. If a module does not have a configurable output default mode, its output default mode is Off. The selected action applies when the CPU transitions from RUN/Enabled to RUN/Disabled or STOP Mode, or experiences a fatal fault.

At power-up, Series 90-30 discrete output modules default to all outputs off. They will retain this default condition until the first output scan from the PACSystems controller. Analog output modules can be configured with a jumper located on the removable terminal block of the module. The jumper may be set to cause outputs to either *default to zero* or *retain last state*.

Inputs

Input modules that have a configurable input default mode can be configured to Hold Last State or to set inputs to 0. If a module does not have a configurable input default mode, its input default mode is Off. The selected action applies when the CPU transitions from RUN/Enabled to RUN/Disabled or STOP Mode, or experiences a fatal fault.

For details on the power-up and STOP Mode behavior of other modules, refer to the documentation for that module.

4.10.1.3 Multiple I/O Scan Sets

Up to 32 I/O scan sets can be defined for a PACSystems CPU. A scan set is a group of I/O modules that can be assigned a unique scan rate. A given I/O module can belong to one scan set. By default, all I/O modules are assigned to scan set 1, which is scanned every sweep.

For some applications, the CPU logic does not need to have the I/O information every sweep. The I/O scan set feature allows the scanning of I/O points to be more closely scheduled with their use in user logic programs. If you have a large number of I/O modules, you may be able to significantly reduce scan time by staggering the scanning of those modules.

A disadvantage of placing all modules into different scan sets appears when the CPU is transitioning from Stop to Run. In that case, scan sets with a programmed delay are not scanned on the first sweep. These modules' outputs are not enabled until the new data has been scanned to them, perhaps many scans later. Therefore there is a period of time during which the user logic is executing and some modules' outputs are disabled. During that time, outputs of those modules are in the module's stop-mode state. Stop-mode behavior is module-dependent. Some modules zero their outputs, some hold their last scanned state (if any), and some force their outputs to a configured default value. When the module's outputs are enabled, the module uses the last scanned value, which will either be zero or the contents of the register the module uses to hold the corresponding output values from the reference tables.

4.10.2 *Genius I/O*

The Genius Bus Controller (GBC) controls a single Genius I/O bus. Any type of Genius I/O device may be attached to the bus.

In the I/O Fault Table, the rack, slot, bus, module, and I/O point number are given for a fault. Refer to *PACSystems RX7i and RX3i CPU Programmer's Reference Manual*, GFK-2950 Chapter 9 for decoding. In non-redundant systems, bus #1 refers to the bus on the single-channel GBC. In redundant systems, bus number is represented as either #1 or #2.

4.10.2.1 Genius I/O Configuration

The programming software can configure a subset of the parameters associated with Genius I/O blocks.

Genius I/O blocks have a number of parameters that can be set using the Genius I/O Hand-Held Monitor. These parameter values are stored in EEPROM in the block itself. The serial bus address (SBA) and baud rate must be set using the Genius I/O Hand-Held Monitor. For specific information on Genius I/O block types, configuration, and setup, refer to the *Genius I/O System User's Manuals*, GEK-90486-1 and GEK-90486-2.

Through the COMMREQ function block, the application program can request the GBC to change any default condition on a specific block. However, the block only accepts this change if it is not in Config Protect mode. If Config Protect mode is set, only the Hand-Held Monitor can be used to change the defaults. The format of the COMMREQ function block for Genius I/O is described in the Series 90-70 *Genius Bus Controller User's Manual*, GFK-2017 and the Series 90-30 Genius Bus Controller User's Manual, GFK-1034.

4.10.2.2 Genius I/O Data Mapping

Genius I/O discrete inputs and outputs are stored as bits in the CPU Bit Cache memory. Genius I/O analog data is stored in the application RAM allocated for that purpose (%AI and %AQ). Analog data is always stored one channel per one word (16 bit).

An analog grouped module consumes (in the input and output data memories) only the amount of data space required for the actual inputs and outputs. For example, the Genius I/O 115 Vac Grouped Analog Block, IC660CBA100, has four inputs and two outputs. It consumes four words of Analog Input memory (%AI) and two words of Analog Output memory.

A discrete grouped module, each point of which is configurable with the Hand-Held Monitor (HHM) to be input, output, or output with feedback, consumes an amount in both discrete input memory (%I) and discrete output memory (%Q) equal to its physical size. Therefore, the eight-point Discrete Grouped Block (IC660CBD100) requires eight bits in the %I memory and eight bits in the %Q memory, regardless of how each point on the block is configured.

Analog Grouped Block

The six-channel Analog Grouped block contains four analog input channels and two analog output channels. When this block gets its turn on the Genius I/O Bus, it broadcasts the data for all four input channels in one broadcast control message. Then, when the GBC gets its turn, it sends the data for both output channels to the block in a directed control message.

Low-Level Analog Blocks

Unlike the Analog Grouped block, the low-level analog blocks, such as the Thermocouple and RTD blocks, are input-only blocks. All have six channels.

4.10.2.3 Genius Global Data Communications

The PACSystems RX7i supports the sharing of data among multiple control systems that share a common Genius I/O bus. This mechanism provides a means for the automatic and repeated transfer of %G, %I, %Q, %AI, %AQ, %R, and %W data. No special application programming is required to use global data since it is integrated into the I/O scan. Controllers that have Genius I/O capability can send global data to an RX7i and can receive data from an RX7i. The programming software is used to configure the receiving and transmitting of global data on a Genius I/O bus.

Note: Genius global data communications do not continue to operate when the RX7i CPU is in Stop-I/O Scan Disabled mode. However, if the CPU is in Stop-I/O Scan Enabled mode, Genius global data communications continue to operate.

4.10.3 I/O System Diagnostic Data Collection

Diagnostic data in a PACSystems I/O system is obtained in either of the following two ways:

- If an I/O module has an associated bus controller, the bus controller provides the diagnostic data from that module to the CPU. For details on GBC faults, see PACSystems Handling of GBC Faults.
- For I/O modules not interfaced through a bus controller, the CPU's I/O Scanner subsystem generates the diagnostic bits based on data provided by the module.

The diagnostic bits are derived from the diagnostic data sent from the I/O modules to their I/O controllers (CPU or bus controller). Diagnostic bits indicate the current fault status of the associated module. Bits are set when faults occur and are cleared when faults are cleared.

Diagnostic data is not maintained for modules from other manufacturers. The application program must use the BUS Read function blocks to access diagnostic information provided by those boards.

Note: At least two sweeps must occur to clear the diagnostic bits: one scan to send the %Q data to the module and one scan to return the %I data to the CPU. Because module processing is asynchronous to the controller sweep, more than two sweeps may be needed to clear the bits, depending on the sweep rate and the point at which the data is made available to the module.

4.10.3.1 Discrete I/O Diagnostic Information

The CPU maintains diagnostic information for each discrete I/O point. Two memory blocks are allocated in application RAM for discrete diagnostic data, one for %I memory and one for %Q memory. One bit of diagnostic memory is associated with each I/O point. This bit indicates the validity of the associated I/O data. Each discrete point has a fault reference that can be interrogated using two special contacts: a fault contact (-[F]-) and a no-fault contact (-[NF]-). The CPU collects this fault data if enabled to do so by the programming software. The following table shows the state of the fault and no-fault contacts.

Condition	[FAULT]	[NOFLT]
Fault Present	ON	OFF
Fault Absent	OFF	ON

4.10.3.2 Analog I/O Diagnostic Data

Diagnostic information is made available by the CPU for each analog channel associated with analog modules and Genius analog blocks. One byte of diagnostic memory is allocated to each analog I/O channel. Since each analog I/O channel uses two bytes of %AI and %AQ memory, the diagnostic memory is half the size of the data memory.

The analog diagnostic data contains both diagnostics and process data with the process data being the High Alarm and Low Alarm bits. The diagnostic data is referenced with the -[F]- and -[NF]- contacts. The process bits are referenced with the high alarm (-[HA]- and low alarm (-[LA]-) contacts. The memory allocation for analog diagnostic data is one byte per word of analog input and analog output allocated by programming software. When an analog fault contact is referenced in the application program, the CPU does an Inclusive OR on all bits in the diagnostic byte, except the process bits. The alarm contact is closed if any diagnostic bit is ON and OFF only if all bits are OFF.

4.10.3.3 PACSystems Handling of GBC Faults

Defaulting of input data associated with failed/lost GBCs

When a GBC is missing, mismatched, or otherwise failed, the CPU applies the Input Default setting for each device on that Genius bus when defaulting the input data. If the device is configured for HOLD LAST STATE, the data is left alone. If the device is configured for OFF, the input data is set to 0. If a redundant GBC is operational, the input data is not affected.

Application of default input and diagnostic data for lost redundant blocks

When a GBC reports that a redundant block is lost, the CPU updates the input data tables and input diagnostic tables with the default data during the very next input scan. The output diagnostic data tables are updated during the very next output scan.

4.11 Power-Up and Power-Down Sequences

4.11.1 *Power-Up Sequence*

System power-up consists of the following parts:

- Power-up self-test
- CPU memory validation
- System configuration
- Intelligent option module self-test completion
- Intelligent option module dual port interface tests
- I/O system initialization

4.11.1.1 Power-Up Self-Test

On system power-up, many modules in the system perform a power-up diagnostic self-test. The CPU module executes hardware checks and software validity checks. Intelligent option modules perform setup and verification of on-board microprocessors, software checksum verification, local hardware verification, and notification to the CPU of self-check completion. Any failed tests are queued for reporting to the CPU during the system configuration portion of the cycle.

If a low or failed battery (or Energy Pack fault) indication is present, a fault is logged in the CPU fault table.

4.11.1.2 CPU Memory Validation

The next phase of system power-up is the validation of the CPU memory. First, if the system verifies that user memory areas are still valid. A known area of user memory is checked to determine if data was preserved. Next, if a ladder diagram program exists, a checksum is calculated across the _MAIN ladder block. If no ladder diagram program exists, a checksum is calculated across the smallest standalone C program.

When the system is sure that the user memory is preserved, a known area of the bit cache area is checked to determine if the bit cache data was preserved. If this test passes, the Bit Cache memory is left containing its power-up values. (Non-retentive outputs are cleared on a transition from STOP Mode to RUN Mode.) If the checksum is not valid or the retentive test on the user memory fails, the bit cache memory is assumed to be in error and all areas are cleared. The CPU is now in a cleared state, the same as if a new CPU module were installed. All logic and configuration files must be stored from the programmer to the CPU.

4.11.1.3 System Configuration

After completing its self-test, the CPU performs the system configuration. It first clears all system diagnostic bits in the bit cache memory. This prevents faults that were present before power-down but are no longer present from accidentally remaining as faulted. Then it polls each module in the system for completion of the corresponding self-test.

The CPU reads information from each module, comparing it with the stored (downloaded) rack/slot configuration information. Any differences between actual configuration and the stored configuration are logged in the fault tables.

4.11.1.4 Intelligent Option Module Self-Test Completion

Intelligent option modules may take a longer time to complete their self-tests than the CPU due to the time required to test communications media or other interface devices. As an intelligent option module completes its initial self-tests, it tells the CPU the time required to complete the remainder of these self-tests. During this time, the CPU provides whatever additional information the module needs to complete its self-configuration, and the module continues self-tests and configuration. If the module does not report back in the time it specified, the CPU marks the module as faulted and makes an entry in one of the fault tables. When all self-tests are complete, the CPU obtains reports from the module as generated during that particular module's power-up self-test and places fault information (if any) in the fault tables.

4.11.1.5 Intelligent Option Module Dual Port Interface Tests

After completion of the intelligent option module self-test and results reporting, integrity tests are jointly performed on the dual-port interface used by the CPU and intelligent option module for communications. These tests validate that the two modules are able to pass information back and forth, as well as verify the interrupt and semaphore capabilities needed by the communications protocol. After dual port interface tests are complete, the communications messaging system is initialized.

4.11.1.6 I/O System Initialization

If the module is an input module, no further configuration is required. If the module is an output module, the module is commanded to go to its default state. The output modules default to all outputs off at power-up and in failure mode, unless configured otherwise.

A bus transmitter module is interrogated about what expansion racks are present in the system. Based on the bus transmitter module's response, the CPU adds those racks and their associated slots into the list of slots to be configured.

Finally, the I/O Scanner performs its initialization. The I/O Scanner initializes all the I/O controllers in the system by establishing the I/O connections to each I/O bus on the I/O controller and obtaining all I/O configuration data from that I/O controller. This configuration data is compared with the stored I/O configuration and any differences reported in the I/O Fault Table. The I/O Scanner then sends each I/O controller a list of the I/O modules to be configured on the I/O bus. After the I/O controllers have been initialized, the I/O Scanner replaces the factory default settings in all I/O modules with any application-specified settings.

4.11.2 Power-Down Sequence

System power-down occurs when the power supply detects that incoming power has dropped for more than 15ms.

4.11.3 Power Cycle Operation with an Energy Pack

Energy Packs offer distinct advantages over batteries:

- a) significantly longer life cycles
- b) they are more reliable
- c) flammability during shipment is not an issue
- d) in their end-of-life phase, their decline is a lot more gradual.

The system design includes the ability of the CPU and the Energy Pack to monitor each other in real time. This permits the user to monitor alarms and thereby determine when to replace a capacitor pack. The capacitor pack is normally replaced while the CPU is powered on, giving it time to charge up before any subsequent loss of power. Users should target periods which are expected to be free from electrical events, such as thunderstorms, to carry out such work. Capacitor packs may also be replaced while power is off.

When power is lost, the Energy Pack supplies current and maintains voltage levels for a period of time sufficient to permit the connected CPU to save all dynamic memory to non-volatile memory.

When power is restored, the CPU will not start running its application until the Energy Pack signals that it is fully charged. The CPU will then resume operation using the contents of memory retained at the previous loss of power event. The Energy Pack charges continuously during normal operation.

The RX3i and RX7i product lines encompass a number of different Energy Packs, so it is important to use compatible products:

CPU	IC695CPE330	IC695CPE305 IC695CPE310	ICRXICTL000
Franciska Davah			
Energy Pack	IC695ACC402	IC695ACC400	ICRXIACCEPK01
Capacitor Pack	IC695ACC412	IC695ACC400	ICRXIACCCPK01
Connecting Cable	IC695CBL002	IC695CBL001	ICRXIACCCBL01
Documentation	GFK-2939	GFK-2724	GFK-2741

User memory is preserved only if the compatible Energy Pack is connected (and charged) at power-down.

If the Energy Pack is connected at power-up, the CPU waits for it to charge up before beginning normal operations. For CPE330, this typically takes up to 90 seconds.

In the event the Energy Pack fails to charge up in a reasonable amount of time, or is absent, the CPU will time out the wait period and will then commence operations without the Energy Pack. When this occurs, the CPU is vulnerable to loss of memory, should another power failure occur. It is critical to monitor the status bits shown in *Energy Pack Status Bit Operation* so that human intervention can be summoned.

Removing or reconnecting the Energy Pack while the connected CPU is powered off has no effect on the preservation of user memory.

Note: Because the Time of Day (TOD) clock is powered by a separate Real Time Clock battery in CPE305/CPE310/CPE330, the Energy Pack has no effect on the CPU TOD value.

4.11.3.1 Energy Pack Status Bit Operation

As shown in the table below, the CPU application program can monitor the status of the attached Energy Pack via %S0014 (PLC_BAT) and %SA0011 (LOW_BAT). For more details, refer to the chapter on Diagnostics in *PACSystems RX7i and RX3i CPU Programmer's Reference Manual*, GFK-2950.

PLC_BAT (%S0014)	LOW_BAT (%SA0011)	Energy Pack Status
0	0	Energy Pack connected and operational (may be charging)
1	1	Energy Pack not connected or has failed
0	1 Energy Pack is nearing its end-of-life and should be repla	

The LEDs on the Energy Pack also indicate its status. Refer to the documentation for each product for corresponding LED status.

4.11.3.2 Energy Pack Replacement

If an Energy Pack fails, you can replace it while the CPU is in operation. Use a compatible new unit or a compatible replacement Cap Pack. Whenever an Energy Pack is replaced, the newly installed Cap Pack must build up its charge.

In the case of ACC402 attached to CPE330, the Energy Pack, when hot-swapped, draws minimal current in order to recharge: it may therefore take up to 10 minutes for ACC402 to charge completely. This is normal operation.

If a loss of power occurs while the Energy Pack is disconnected, or before the capacitors are fully charged, memory loss may occur.

4.11.3.3 CPE330/ACC402 Status Detection & Fault Reporting

Both the CPE330 and ACC402 contain intelligence, allowing each to determine the status of the other. This permits the CPU to report various conditions to the user via the status bits discussed in *Energy Pack Status Bit Operation*.

Whenever the CPE330 detects any kind of issue with the ACC402 Energy Pack, it resumes normal operation and issues warnings or faults to the user. The table below details the various permutations possible at power-up. If the Cap Pack is removed during normal operation, this fault will be reported as a failed battery fault.

Energy Pack Base	Cap Pack	CPE330 power up response
Not present (removed or failed)	Not present (removed or failed)	Detects missing ACC402 and boots up immediately but does not use any stored memory when resuming operations. Issues fail battery fault.
Not present (bad base)	Present (good cap pack)	Detects missing ACC402 and boots up immediately but does not use any stored memory when resuming operations. Issues fail battery fault.
Present (good base)	Not present (removed or failed)	When the CPU does not see a fully charged status within 90 seconds, it does not use any stored memory when resuming operations. Issues fail battery fault.
Present (good base)	Present (good cap pack)	The CPU will wait for fully charged status within timeout period and then resume operation using the contents of memory retained at the previous loss of power event
Present Present (suspicious) (suspicious)		If the CPU does not see a fully charged status within 90 seconds, it does not use any stored memory when resuming operations. Issues fail battery fault.

4.11.4 Retention of Data Memory Across Power Failure

The following types of data are preserved across a power cycle with an operational battery (or for CPE305, CPE310, or CPE330, with an operational and attached Energy Pack):

- Application program
- Fault tables and other diagnostic data
- Checksums on programs and blocks
- Override data
- Data in register (%R), local register (%L), and program register (%P) memory
- Data in analog memory (%AI and %AQ)
- State of discrete inputs (%I)
- State of retentive discrete outputs (%Q)
- State of retentive discrete internals (%M)

The following types of data are not preserved across a power cycle:

- State of discrete temporary memory (%T)
- %M and %Q memories used on non-retentive -()- coils
- State of discrete system internals (system bits, fault bits, reserved bits).

Chapter 5 Communications

This chapter describes the Ethernet and Serial communications features of the PACSystems CPU.

Ethernet communications may be handled by the embedded CPU Ethernet port(s) or by an IC695ETM001 module installed in an RX3i rack. Refer to *PACSystems RX7i & RX3i TCP/IP Ethernet Communications User Manual*, GFK-2224.

Serial communications may be handled by the embedded CPU Serial port(s) or by an IC695CMM002 or IC695CMM004 module installed in an RX3i rack. Refer to *PACSystems RX3i Serial Communications Modules User's Manual*, GFK-2460.

This chapter contains the following information with respect to the embedded CPU ports:

- Ethernet Communications
- Serial Communications
- Series 90-70 Communications and Intelligent Option Modules

5.1 Ethernet Communications

For details on Ethernet communications for PACSystems, please refer to the following manuals: PACSystems RX7i & RX3i TCP/IP Ethernet Communications User Manual, GFK-2224 PACSystems TCP/IP Ethernet Communications Station Manager User Manual, GFK-2225.

5.1.1 Embedded Ethernet Interface

5.1.1.1 **RX3i**

RX3i CPE305, CPE310 and CPE330 CPUs provide one or more embedded Ethernet interfaces. If used, each interface connects to a Local Area Network (LAN).

The corresponding RJ-45 Ethernet port(s) automatically sense the data rate on the attached LAN (1 Gbps, 100 Mbps or 10 Mbps), as well as the corresponding communication mode (half-duplex or full-duplex), and the corresponding cabling arrangement (straight through or crossover). Automatic detection greatly simplifies installation procedures.

See *RX3i* CPU Features and Specifications or *RX7i* CPU Features and Specifications to determine the complete list of Internet protocols supported by each CPU.

Some important protocols supported by all RX3i CPUs are:

- TCP/IP, which provides basic Internet capabilities;
- SRTP, which is proprietary and which provides the interface with the PME programming and configuration software and supports communications with certain control systems and supervisory computer layers in the factory;
- Modbus/TCP, which supports the Modbus messaging structure over the Internet.

On the CPE305/CPE310 models, the same shared processor performs both Ethernet port processing and Controller logic processing.

On the CPE330, the dual core CPU enables communication to be handled by one core while CPU logic and I/O scanning is handled by the second core. Furthermore, each LAN interface is controlled by a dedicated Network Interface Controller (NIC). As a result of these hardware advances, a higher level of processing power is provided in support of each LAN. This is especially important at higher data rates. It also offloads the handling of Ethernet-level activity from the processor core tasked with performing CPU logic and I/O scanning, permitting that core to run more efficiently.

Each interface on a LAN must have a unique IP Address and also a non-overlapping IP subnet. This is configured in PME. Care must be taken to survey the entire connected network architecture in order to tabulate the IP addresses and IP subnets already in use, both on the local networks and on any of its routed subnets connected with a gateway. Never assign a conflicting IP Address or configure duplicate IP subnets.

The following examples would be problematic:

Problem example #1:




Figure 23: CPE330 Overlapping Local IP Subnet Example

The issue demonstrated in Figure 23 is that requests entering one CPE330 interface can be routed out the other interface since both CPE330 Ethernet ports have been configured to be on the same network (255.255.0.0) but are physically connected to separate networks. Avoid this by assigning non-overlapping Subnets.

Problem example #2:

A user wishes to communicate through a routed network to an RX3i CPU with multiple network interfaces (CPE330, in this example). This remote IP device is configured with the following IP parameters:

IP	192.168.0.5		
Subnet Mask	255.255.255.0		
Gateway	192.168.0.250		

LAN1 and LAN2 on the CPE330 are initially configured with following problematic IP parameters:

	LAN1	LAN2
IP	10.10.0.1	192.168.0.1
Subnet Mask	255.255.255.0	255.255.255.0
Gateway	10.10.0.249	0.0.0.0

The user intends to communicate between the remote device and CPE330 LAN1 (Figure 24). IP Address routing allows the CPE330 to receive the remote IP requests through the respective gateways (192.168.0.250 for the remote node and 10.10.0.249 for CPE330 LAN1). However, since CPE330 LAN2 shares the same IP subnet as the remote network (192.168.0.x), responses may be routed to the local 192.168.0.x network rather than to the remote network (Figure 25).

The duplicate IP subnet in the example must be eliminated. One way to do this is simply change the IP Address assigned to CPE330 LAN2 from 192.168.0.1 to 192.168.1.1 thereby creating a nonoverlapping 192.168.1.x network. In short, consider the totality of the network when assigning IP subnets and IP Addresses.




Figure 24: Expected Response Path




Figure 25: Actual Response Path

5.1.1.2 **RX7i**

RX7i CPUs have an embedded Ethernet interface that provides TCP/IP communications with programming software and other control systems. These communications use the proprietary SRTP protocol and the standard Modbus/TCP protocol over a four-layer TCP/IP (Internet) stack. The Ethernet interface also supports Ethernet Global Data protocol using UDP (User Datagram Protocol).

The embedded Ethernet interface has two RJ-45 Ethernet ports. Either or both of these ports may be attached to other Ethernet devices. Each port automatically senses the data rate (10 Mbps or 100 Mbps), communication mode (half-duplex or full-duplex), and cabling arrangement (straight through or crossover) of the attached link.



Caution

The two ports on the Ethernet Interface must *not* be connected, directly or indirectly to the same device. The hub or switch connections in an Ethernet network must form a tree; otherwise duplication of packets may result.

5.1.1.3 10Base-T/100Base-Tx Port Pin Assignments

Pin assignments are the same for the RX3i and RX7i embedded Ethernet ports.

Pin Number	Signal	Description
1	TD+	Transmit Data +
2	TD-	Transmit Data -
3	RD+	Receive Data +
4	NC	No connection
5	NC	No connection
6	RD-	Receive Data -
7	NC	No connection
8	NC	No connection

5.1.1.4 Recovering a Lost IP Address

See Establishing Initial Ethernet Communications, Section 3.4.1.

5.1.2 Ethernet Interface Modules

In addition to Ethernet interfaces embedded in certain CPUs (see *RX3i CPU Features and* Specifications and *RX7i CPU Features and* Specifications), the RX7i and RX3i systems support rack-based Ethernet Interface modules. These modules are not interchangeable.

For details about the capabilities, installation, and operation of these modules, refer to PACSystems RX7i & RX3i TCP/IP Ethernet Communications User Manual GFK-2224 and PACSystems TCP/IP Ethernet Communications Station Manager User Manual, GFK-2225.

Туре	Catalog Number	^r Description	
RX7i	IC698ETM001	Ethernet peripheral VME module	
RX3i	IC695ETM001	Ethernet peripheral PCI module	

5.2 Serial Communications

RX3i CPUs, except CPE330, support one or more serial ports (see Section 2.2). RX7i CPUs support three serial ports (see Section 2.3). The independent on-board serial ports of the CPU are accessed via connectors on the front of the module. COM1 and COM2 provide serial interfaces to external devices. COM1 is also used for firmware upgrades. The third serial port (COM3) on RX7i CPUs is used as the Ethernet Station Manager port.

5.2.1 Serial Port Communications Capabilities

COM1 and COM2 can each be configured for one of the following modes. For details on CPU configuration, refer to Chapter 3.

- RTU Slave The port can be used for the Modbus RTU slave protocol. This mode also permits connection to the port by an SNP master, such as the WinLoader utility or the programming software. For details, refer to Chapter 6, *Serial I/O*, *SNP* & *RTU Protocols*.
- Message Mode The port is available for access by user logic. This enables C language blocks to perform serial port I/O operations via C Runtime Library functions.
- Available The port is not to be used by the CPU firmware.
- SNP Slave The port can only be used for the SNP slave protocol. For details, refer to Chapter 6, *Serial I/O, SNP & RTU Protocols*.
- Serial I/O The port can be used for general-purpose serial communication through use of COMMREQ functions. For details, refer to Chapter 6, Serial I/O, SNP & RTU Protocols.

Feature	Serial Port 1 (COM1)	Serial Port 2 (COM2)	Serial Port 3 (Station Mgr) RX7i only
RTU Slave protocol	Yes	Yes	No
SNP Slave	Yes	Yes	No
Serial I/O – used with COMMREQs	Yes	Yes	No
Firmware Upgrade (WinLoader utility)	CPU in STOP/No IO mode	No	No
Message Mode –used only with C blocks (C Runtime Library Functions: serial read, serial write, sscanf, sprintf)	Yes	Yes	No
Station Manager (RX7i only)	No ³³	No ³³	Yes
RS-232	Yes	No	Yes
RS-485	No	Yes	No

5.2.1.1 Features Supported

³³ RX3i CPE305, CPE310, CPE330, ETM001 & EDS001 support Station Manager using UDP over Ethernet, but not via serial communications.

5.2.2 Configurable STOP Mode Protocols

You can configure the protocol to be used in STOP Mode, based upon the configured serial port (RUN Mode) protocol. The Run/Stop protocol switching is independently configured for each serial port.

The RUN Mode protocol setting determines which choices are available for STOP Mode. If a STOP Mode protocol is not selected, the default STOP Mode protocol is used. For details, refer to *COM1 and COM2 Parameters* in Chapter 3.

5.2.3 Serial Port Pin Assignments

5.2.3.1 COM1 (RS-232, 9-pin Subminiature D Connector)

This port has a 9-pin, female, D-sub connector with a standard pin out. This is a DCE (data communications equipment) port that allows a simple straight-through cable to connect with a standard AT-style RS-232 port.

The CPE310 provides the DCD and RI signals to support point-to-point protocol (PPP).

RX3i CPU, RX3i CRU, and RX7i CPE Models			RX3i CPE310 Model		
Pin No. 34 Signal Name Description		Description	Pin No.34	Signal Name	Description
1	NC	No Connection	1	DCD	Data Carrier Detect
2	TXD	Transmit Data	2	TXD	Transmit Data
3	RXD	Receive Data	3	RXD	Receive Data
4	DSR	Data Set Ready	4	DSR	Data Set Ready
5	0V	Signal Ground	5	СОМ	Signal Ground
6	DTR	Data Terminal Ready	6	DTR	Data Terminal Ready
7	CTS	Clear to Send	7	CTS	Clear to Send
8	RTS	Request to Send	8	RTS	Request to Send
9	NC	No Connection	9	RI	Ring Indicator

COM1 RS-232 Signals

5.2.3.2 COM1 (RS-232, RJ-25 Connector)

The CPE305 provides RS-232 communications via an RJ-25 connector and requires shielded cable IC693CBL316.

CPE305 COM1 RS-232 Signals

Pin No.	Signal Name	Description	
1	CTS	Clear to Send	
2	TXD	Transmit Data	
3	OV	Signal Ground	
4	0V	Signal Ground	
5	RXD	Received Data	
6	RTS	Request to Send	

³⁴ Pin 1 is at the bottom right of the connector as viewed from the front of the module.

5.2.3.3 COM2 (RS-485, 15-pin Female D-sub Connector) -RX7i CPU/CRU Models

This port does not supply +5Vdc volts, therefore RS-485 to RS-232 conversion requires a converter that is self-powered. It does not support the RS-485 to RS-232 adapter IC690ACC901.

This is a DCE port that allows a simple straight-through cable to connect with a standard AT-style RS-232 port.

Pin No. Signal Name Description				
FIII NO.	-	· ·		
1	Shield	Cable Shield Located at the bottom right of the connector as viewed from the front of the module.		
2	NC	No Connection		
3	NC	No Connection		
4	NC	No Connection		
5	NC	No Connection		
6	RTS(A)	Differential Request to Send A		
7	0V	Signal Ground		
8	CTS(B')	Differential Clear To Send		
9	RT ³⁵	Resistor Termination		
10	RD(A') ^{35,36}	Differential Receive Data A		
11	RD(B') ³⁶	Differential Receive Data B		
12	SD(A)	Differential Send Data A		
13	SD(B)	Differential Send Data B		
14	RTS(B')	Differential Request To Send B		
15	CTS(A')	Differential Clear To Send A		

COM2 RS-485 Signals

 $^{^{35}}$ To provide termination using the built-in 120 Ω resistor, install a jumper between pins 9 and 10.

³⁶ To provide termination using an external resistor, connect a user-supplied resistor across pins 10 and 11.

5.2.3.4 COM2 (RS-485, 15-pin Female D-sub Connector) – All RX3i CPU/CRU Models & RX3i CPE310

This is a DCE port that allows a simple straight-through cable to connect with a standard AT-style RS-232 port.

Pin No.	Signal Name	Description			
1	Shield	Cable Shield Located at the bottom right of the connector as viewed from the front of the module.			
2	NC	No Connection			
3	NC	No Connection			
4	NC	No Connection			
5	+5Vdc	Logic Power: Provides isolated +5Vdc power (300mA maximum) for powering external options.			
6	RTS(A)	Differential Request to Send A			
7	0V	Signal Ground			
8	CTS(B')	Differential Clear To Send B			
9	RT ³⁵	Resistor Termination			
10	RD(A') ^{35, 36}	Differential Receive Data A			
11	RD(B') ³⁶	Differential Receive Data B			
12	SD(A)	Differential Send Data A			
13	SD(B)	Differential Send Data B			
14	RTS(B')	Differential Request To Send B			
15	CTS(A')	Differential Clear To Send A			

COM2 RS-485 Signals

5.2.3.5 COM3 (RX7i only)

COM3, the Station Manager serial port used to support the embedded Ethernet Interface, is RS-232 compatible. COM3 has a 9-pin, female, D-connector. This is a DCE port that allows a simple straight-through cable to connect with a standard AT-style RS-232 port. This port contains full use of the standard RS-232 signals for future use with point-to-point protocol (PPP).

Pin No.34	Signal Name	Description
1	DCD	Data Carrier Detect
2	TXD	Transmit Data
3	RXD	Receive Data
4	DSR	Data Set Ready
5	OV	Signal Ground
6	DTR	Data Terminal Ready
7	CTS	Clear To Send
8	RTS	Request To Send
9	RI	Ring Indicator

Station Manager RS-232 Signals

5.2.4 Serial Port Electrical Isolation

Some serial communication ports are isolated, while others are not, as indicated in the following table:

Family	Model	COM1	COM2	СОМЗ
RX3i	CPU310	Non-Isolated	Non-Isolated	N/A
	CPU315	Non-Isolated	Non-Isolated	N/A
	CPU320/CRU320	Non-Isolated	Non-Isolated	N/A
	CPE305	Non-Isolated	N/A	N/A
	CPE310	Non-Isolated	Non-Isolated	N/A
	CPE330	N/A	N/A	N/A
RX7i	CPE010	Optocoupler Isolated	Optocoupler Isolated	Optocoupler Isolated
	CPE020/CRE020	Optocoupler Isolated	Optocoupler Isolated	Optocoupler Isolated
	CPE030/CRE030	Optocoupler Isolated	Optocoupler Isolated	Optocoupler Isolated
	CPE040/CRE040	Optocoupler Isolated	Optocoupler Isolated	Optocoupler Isolated

5.2.5 Serial Cable Lengths and Shielding

The connection from a CPU serial port to the serial port on a computer or other serial device requires a serial cable. Maximum cable lengths (the total distance from the CPU to the last device attached to the serial cable) are:

Port	Maximum Cable Length	Cable Type
COM1 (RS-232)	15 m (50 ft.)	Shielded cable required for RX3i;
		Shielded cable optional for RX7i
COM2 (RS-485)	1200 m (4000 ft.)	Shielded cable required for all models that support this port
STA MGR/COM3 (RS-232)	15 m (50 ft.)	Shielded cable optional (RX7i only)

Note: For details on conformance to radiated emissions standards, refer to Appendix A in the following manuals:

PACSystems RX7i Installation Manual, GFK-2223 PACSystems RX3i System Manual, GFK-2314

S.E.O SCHAFFOR BAAA NATES			
Protocol	COM1 (RS-232)	COM2 (RS-485)	Station Mgr (COM3) (RS-232)
RTU Slave	1200, 2400, 4800, 9600, 19.2K, 38.4K, 57.6K, 115.2K	1200, 2400, 4800, 9600, 19.2K, 38.4K, 57.6K, 115.2K	not supported
Firmware Upgrade via WinLoader	1200, 2400, 4800, 9600, 19.2K, 38.4K, 57.6K, 115.2K	Not supported	not supported
Message Mode	1200, 2400, 4800, 9600, 19.2K, 38.4K, 57.6K, 115.2K	1200, 2400, 4800, 9600, 19.2K, 38.4K, 57.6K, 115.2K	not supported
SNP Slave	1200, 2400, 4800, 9600, 19.2K, 38.4K, 57.6K, 115.2K	1200, 2400, 4800, 9600, 19.2K, 38.4K, 57.6K, 115.2K	not supported
Serial I/O	1200, 2400, 4800, 9600, 19.2K, 38.4K, 57.6K, 115.2K	1200, 2400, 4800, 9600, 19.2K, 38.4K, 57.6K, 115.2K	not supported

5.2.6 Serial Port Baud Rates

5.3 Series 90-70 Communications and Intelligent Option Modules

PACSystems RX7i supports the following Series 90-70 communications and intelligent option modules:

- Communications Coprocessor Module (CMM), IC697CMM711
- Programmable Coprocessor Module (PCM), IC697PCM711
- DLAN Interface Module, IC697BEM763

5.3.1 Communications Coprocessor Module (CMM)

PACSystems RX7i CPUs with versions 1.50 and higher support IC697CMM711 modules with firmware versions 4.20 and higher. You must ensure that you are using a valid version of the CMM firmware because the CPU cannot check the CMM's firmware version. (The module's firmware version can be found on a label attached to the EEPROM.)

PACSystems *does not* support the following with an IC697CMM711:

- Access to Symbolic variables
- WAIT mode COMMREQs.
- Connecting the programming software to the CPU through the CMM's serial ports.
- Permanent datagrams.

The following restrictions apply when using the IC697CMM711 with PACSystems:

- Access to %W references is partially supported. Only offsets 0—65535 of %W can be accessed via the CMM.
- The Program Name is currently always LDPROG1 for PACSystems.
- Reads and writes beyond currently configured reference table limits will report a minor code error of 90 (REF_OUT_OF_RANGE) instead of F4 (INVALID_PARAMETER) as reported on the Series 90-70.
- In case of ERROR NACK, the Control Program number, privilege level and other piggyback status data will be set to 0.
- PACSystems CPUs return the major/minor type of the 90-70 CPX935 (major type 12, minor type 35) to the CMM scratch pad memory when communicating with a CMM.
- Control Program Number will be returned as 01 in PACSystems instead of FF as reported on the Series 90-70.
- If your RX7i application program needs to access the dual port memory of a CMM, use the BUS READ and WRITE functions. When accessing the CMM, set the Region parameter on the function block to 1. (For the CMM, region 1 is predefined to be the module's entire dual port memory.)
- **Note:** For details on operation of the IC697CMM711, refer to the Series 90 PLC Serial Communications User's Manual, GFK-0582.

5.3.2 Programmable Coprocessor Module (PCM)

PACSystems RX7i CPUs with versions 1.50 and higher support IC697PCM711modules with firmware versions 4.05 and higher. You must ensure that you are using a valid version of the PCM firmware because the CPU cannot check the PCM's firmware version. (The module's firmware version can be found on a label attached to the EEPROM.)

PACSystems *does not* support the following with an IC697PCM711:

- Connecting the programming software to the CPU through the serial ports on the PCM711.
- Access to Symbolic variables.
- WAIT mode COMMREQs.
- The following C functions are not supported:
 - chk_genius_bus
 - chk_genius_device
 - get_cpu_type_rev
 - get_memtype_sizes
 - get_one_rackfault
 - get_rack_slot_faults
- The C function write_dev will not write to *read only* references (%S references, transition bits, and override bits). If this is attempted, the call will fail at run time and return an error code.
- The following restrictions apply when using the IC697PCM711 with PACSystems:
- Access to %W references is partially supported. Only offsets 0—65535 of %W can be accessed via the PCM.
- The Program Name is currently always LDPROG1 for PACSystems.
- In case of ERROR NACK, the Control Program number, privilege level and other piggyback status data will be set to 0.
- If an application program running on the PCM accesses the VME bus, the VME addresses being used by that program must be in agreement with the PACSystems RX7i VME address assignments. The PACSystems RX7i VME address assignments are described in the PACSystems RX7i User's Guide to Integration of VME Modules, GFK-2235.
- PACSystems CPUs return the major/minor type of the Series 90-70 CPX935 (major type 12, minor type 35) to the PCM scratch pad memory when communicating with a PCM.
- If your RX7i application program needs to access the PCM's dual port memory, use the BUS READ and WRITE functions. When accessing the PCM, set the Region parameter on the function block to 1. (For the PCM, region 1 is predefined to be the module's entire dual port memory.)
- **Note:** For details on operation of the IC697PCM711, refer to Series 90 Programmable Coprocessor Module and Support Software, GFK-0255.

5.3.3 DLAN/DLAN+ (Drives Local Area Network) Interface

PACSystems RX7i CPUs with versions 1.50 and higher support IC697BEM763 modules with firmware versions 3.00 and higher. You must ensure that you are using a valid version of the PCM firmware because the CPU cannot check the DLAN's firmware version. (The module's firmware version can be found on a label attached to the EEPROM.)

If your RX7i application program needs to access the DLAN's dual port memory, use the BUS READ and WRITE functions. When accessing a DLAN module, set the Region parameter on the function block to 1. (For the DLAN module, region 1 is predefined to be the module's entire dual port memory.)

Note: The DLAN Interface module is a specialty module with limited availability. If you have a DLAN system, refer to the *Series 90-70 DLAN/DLAN+ Interface Module User's Manual*, GFK-0729, for details.

Chapter 6 Serial I/O, SNP & RTU Protocols

This chapter discusses the following topics related to communications on CPU serial ports COM1 and COM2:

- Configuring Serial Ports Using COMMREQ Function 65520
- Serial I/O Protocol
- RTU Slave Protocol
- SNP Slave Protocol

Details of the RTU and SNP protocol are described in the Series 90 PLC Serial Communications User's Manual, GFK-0582.

6.1 Configuring Serial Ports Using COMMREQ Function 65520

The Serial Port Setup COMMREQ function 65520 (FFF0 hex) may be used to activate a serial communication protocol for a serial port, overriding the protocol that was specified in the port settings of the CPU configuration. The COMMREQ installed protocol remains active as long as the CPU is in RUN Mode. When the CPU is STOPped, the COMMREQ installed protocol is removed, and the protocol settings from the CPU configuration are reactivated.

The COMMREQ requires that all its command data be placed in the correct order (in a *command block*) in the CPU memory before it is executed. The COMMREQ should be executed by a contact of a one-shot coil to prevent sending the data multiple times. For details on the operands and command block format used by the COMMREQ function, refer to *PACSystems RX7i and RX3i CPU Programmer's Reference Manual*, GFK-2950 Chapter 4.

The COMMREQ uses the following TASKs to specify the port for which the operation is intended:

task 19 for COM1 task 20 for COM2

Note: Because address offsets are stored in a 16-bit word field, the full range of %W memory type cannot be used with COMMREQs.

6.1.1 COMMREQ Function Example

In the example, when %M0021 is ON, a Command Block located starting at %R0032 is sent to COM2 (communications task 20) of the CPU (rack 0, slot 0). If an error occurs processing the COMMREQ, %Q0110 is set.



6.1.2 Timing

If a port configuration COMMREQ is sent to a serial port that currently has an SNP master (for example, the programmer) connected to it, the COMMREQ function returns an error code to the COMMREQ status word.

6.1.3 Sending Another COMMREQ to the Same Port

After sending a COMMREQ to configure a serial port, the application program should monitor the COMMREQ status word to determine when it can begin sending protocol specific COMMREQs to that port. It is recommended that the application clear the COMMREQ status word prior to issuing the configuration change. The status word will be set to a nonzero value when the request has been processed.

6.1.4 Invalid Port Configuration Combinations

The Machine Edition programming software safeguards against the download of some hardware configurations that would prevent the programmer from communicating serially with the CPU. In a system that does not have an embedded Ethernet module, if a rack-based Ethernet is not present, a serial connection is required for programmer communications.

For CPE305/CPE310 CPUs, which have an embedded Ethernet port that, when configured, is available for programmer communications, the safeguards on serial port configurations are still enforced.

6.1.5 COMMREQ Command Block Parameter Values

The following table lists common parameter values that are used within the COMMREQ command blocks for configuring a serial port. All values are in decimal.

Parameter	Values
Protocol Selector	1 = SNP 3 = RTU 5 = Serial I/O 7 = Message Mode
Data Rate	0 = 300 $1 = 600$ $2 = 1200$ $3 = 2400$ $4 = 4800$ $5 = 9600$ $6 = 19200$ $7 = 38400$ $8 = 57600$ $9 = 115200$
Parity	0 = None 1 = Odd 2 = Even
Flow Control	0 = Hardware [RTS / CTS] 1 = None 2 = Software [XON / XOFF] (Serial I/O only)
Bits Per Character	0 = 7 bits 1 = 8 bits
Stop Bits	0 = 1 stop bit 1 = 2 stop bits
Duplex Mode	0 = 2-wire 1 = 4-wire 2 = 4-wire transmitter always on
Turnaround Delay (SNP only)	0 = none 1 = 10ms 2 = 100ms 3 = 500ms
Timeout (SNP only)	0 = Long (8 sec) 1 = Medium (2 sec) 2 = Short (500ms) 3 = None (200ms)

6.1.6 Example COMMREQ Command Blocks for Serial Port Setup function

The following COMMREQ command blocks provide examples for configuring the various protocols. All values are in decimal unless followed by an H indicating hexadecimal.

Note that an example is not provided for Message Mode, but it can be setup with a command block similar to the one for Serial I/O, with a value of 7 for the protocol selector.

	Values	Meaning
Address	16	Data Block Length
Address + 1	0 = No Wait (WAIT mode not supported)	WAIT/NOWAIT Flag
Address + 2	0008 = %R, register memory	Status Word Pointer Memory Type
Address + 3	Zero-based number that gives the address of the COMMREQ status word (for example, a value of 99 gives an address of 100 for the status word)	Status Word Pointer Offset
Address + 4	not used	Idle Timeout Value
Address + 5	not used	Maximum Communication Time
Address + 6	FFFOH	Command Word (serial port setup)
Address + 7	1 = SNP	Protocol
Address + 8	0 = Slave	Port Mode
Address + 9	See COMMREQ Command Block Parameter Values.	Data Rate
Address + 10	0 = None, 1 = Odd, 2 = Even	Parity
Address + 11	not used (SNP always chooses NONE by default)	Flow Control
Address + 12	0 = None, 1 = 10ms, 2 = 100ms, 3 = 500ms	Turnaround Delay
Address + 13	0 = Long, 1 = Medium, 2 = Short, 3 = None	Timeout
Address + 14	not used (SNP always chooses 8 bits by default)	Bits Per Character
Address + 15	0 = 1 Stop Bit, 1 = 2 Stop bits	Stop Bits
Address + 16	not used	Interface
Address + 17	not used (SNP always chooses 4-wire mode by default)	Duplex Mode
Address + 18	user-provided 37	Device identifier bytes 1 and 2
Address + 19	user-provided 37	Device identifier bytes 3 and 4
Address + 20	user-provided 37	Device identifier bytes 5 and 6
Address + 21	user-provided 37	Device identifier bytes 7 and 8

Example COMMREQ Command Block for Configuring SNP Protocol

³⁷ The device identifier for SNP Slave ports is packed into words with the least significant character in the least significant byte of the word. For example, if the first two characters are "A" and "B," the Address + 18 will contain the hex value 4241.

	Values	Meaning
Address	13, or 17	Data Block Length
Address + 1	0 = No Wait (WAIT mode not supported)	WAIT/NOWAIT Flag
Address + 2	0008 = %R, register memory	Status Word Pointer Memory Type
Address + 3	Zero-based number that gives the address of the COMMREQ status word (for example, a value of 99 gives an address of 100 for the status word)	Status Word Pointer Offset
Address + 4	not used	Idle Timeout Value
Address + 5	not used	Maximum Communication Time
Address + 6	FFFOH	Command Word (serial port setup)
Address + 7	3 = RTU	Protocol
Address + 8	0 = Slave	Port Mode
Address + 9	See COMMREQ Command Block Parameter Values.	Data Rate
Address + 10	0 = None, 1 = Odd, 2 = Even	Parity
Address + 11	0 = Hardware, 1 = None	Flow Control
Address + 12	not used	Turnaround delay
Address + 13	not used	Timeout
Address + 14	not used (RTU always chooses 8 bits by default)	Bits per Character
Address + 15	not used (RTU always chooses 1 stop bit by default)	Stop Bits
Address + 16	not used	Interface
Address + 17	0 = 2-wire, $1 = 4$ -wire, $2 = 4$ -wire transmitter always on	Duplex Mode
Address + 18	Station Address (1-247)	Device Identifier
Address + 19	Count of 100 μ s units (0 = 3.5 character times)	End-of-frame timeout ³⁸
Address + 20	not used	
Address + 21	not used	
Address + 22	Count of 10 ms units (range 0-255)	Receive-to-transmit delay ³⁸

Example COMMREQ Data Block for Configuring RTU Protocol

³⁸ The End-of-frame timeout and Receive-to-transmit delay values were added in Release 6.70 for the RX3i. They are discussed in the *RTU Slave Protocol* section.

Enample col	MMREQ Data Block for Configuring Serial I/O Protocol	
	Values	Meaning
Address	12	Data Block Length
Address + 1	0 = No Wait (WAIT mode not supported)	WAIT/NOWAIT Flag
Address + 2	0008 = %R, register memory	Status Word Pointer Memory Type
Address + 3	Zero-based number that gives the address of the COMMREQ status word (for example, a value of 99 gives an address of 100 for the status word)	Status Word Pointer Offset
Address + 4	not used	Idle Timeout Value
Address + 5	not used	Maximum Communication Time
Address + 6	FFFOH	Command Word (serial port setup)
Address + 7	5 = Serial I/O	Protocol
Address + 8	not used	Port Mode
Address + 9	See COMMREQ Command Block Parameter Values.	Data Rate
Address + 10	0 = None, 1 = Odd, 2 = Even	Parity
Address + 11	0 = Hardware, 1 = None, 2 = Software	Flow Control
Address + 12	not used	Turnaround Delay
Address + 13	not used	Timeout
Address + 14	0=7 bits, 1=8 bits	Bits per Character
Address + 15	0 = 1 stop bit, $1 = 2$ stop bits	Stop Bits
Address + 16	not used	Interface
Address + 17	0 = 2-wire, $1 = 4$ -wire, $2 = 4$ -wire transmitter always on	Duplex Mode

Example COMMREQ Data Block for Configuring Serial I/O Protocol

6.2 Serial I/O Protocol

Serial I/O protocol is a communication protocol that is driven entirely by the application program. Serial I/O protocol is active only when the CPU is in RUN Mode, since it is driven completely by COMMREQ functions in the application program. Those COMMREQ functions are described in detail within this section.

When the CPU is stopped, a port configured for Serial I/O protocol will revert to a STOP Mode protocol as specified in the port settings of the CPU configuration. If a STOP Mode protocol was not specified, RTU slave protocol is used by default.

6.2.1 Calling Serial I/O COMMREQs from the CPU Sweep

Implementing a serial protocol using Serial I/O COMMREQs may be restricted by the sweep time. For example, if the protocol requires that a reply to a certain message from the remote device be initiated within 5ms of receiving the message, this method may not be successful if the sweep time is 5ms or longer, since timely response is not guaranteed.

6.2.2 Compatibility

The COMMREQ function blocks supported by Serial I/O are not supported by other currently existing protocols (such as SNP slave and RTU slave). Errors are returned if they are attempted for a port configured for one of those protocols.

6.2.3 Status Word for Serial I/O COMMREQs

A value of 1 is returned in the COMMREQ status word upon successful completion of the COMMREQ. Any other value returned is an error code where the low byte is a major error code and the high byte is a minor error code.

Major Error Code	Descriptior	1			
01 (01h)	Successful	Successful Completion			
	(this is the e	(this is the expected completion value in the COMMREQ status word).			
12 (0Ch)		Local error –Error processing a local command.			
	The minor e	error code identifies the specific error.			
	02 (02h)	2 (02h) COMMREQ command is not supported.			
	06 (06h)	06 (06h) Invalid CPU memory type specified.			
	07 (07h)	07 (07h) Invalid CPU memory offset specified.			
	08 (08h)	Unable to access CPU memory.			
	12 (0Ch)	COMMREQ data block length too small.			
	14 (0Eh)	14 (0Eh) COMMREQ data is invalid.			
	15 (0Fh)	Could not allocate system resources to complete COMMREQ.			

Major Error Code	Descriptior	1
13 (0Dh)	,	ror — Error processing a remote command. The minor error code identifies the
	error.	
	2 (02h)	Number of bytes requested to read is greater than input buffer size OR
		number bytes requested to write is zero or greater than 250 bytes.
	3 (03h)	COMMREQ data block length is too small. String data is missing or incomplete.
	4 (04h)	Receive timeout awaiting serial reception of data
	6 (06h)	Invalid CPU memory type specified.
	7 (07h)	Invalid CPU memory offset specified.
	8 (08h)	Unable to access CPU memory.
	12 (0Ch)	COMMREQ data block length too small.
	16 (10h)	Operating system service error. The operating system service used to perform
		the request has returned an error.
	17 (11h)	Port device error. The port device used to perform the service has detected an
		error. Either a break was received or a UART Error (parity, framing, overrun)
		occurred.
	18 (12h)	Request cancelled. The request was terminated before it could complete.
	48 (30h)	Serial output timeout. The serial port was unable to transmit the string. (Could
		be due to missing CTS signal when the serial port is configured to use
		hardware flow control.)
14 (0Eh)		rror — An error occurred while attempting to send a command string to an
		xternal modem. The minor error code identifies the specific error.
	2 (02h)	The modem command string length exceeds end of reference memory type.
	3 (03h)	COMMREQ Data Block Length too small. Output command string data missing
		or incomplete.
	4 (04h)	Serial output timeout. The serial port was unable to transmit the modem
		autodial output.
	5 (05h)	Response was not received from modem. Check modem and cable.
	6 (06h)	Modem responded with BUSY. Modem is unable to complete the requested
		connection. The remote modem is already in use; retry the connection request
	7 (071.)	later.
	7 (07h)	Modem responded with NO CARRIER. Modem is unable to complete the
		requested connection. Check the local and remote modems and the
	8 (08h)	telephone line.
	8 (U8N)	Modem responded with NO DIALTONE. Modem is unable to complete the
	9 (09h)	requested connection. Check the modem connections and the telephone line. Modem responded with ERROR. Modem is unable to complete the requested
	9 (0911)	command. Check the modem command string and modem.
	10 (0Ah)	Modem responded with RING, indicating that the modem is being called by
		another modem. Modem is unable to complete the requested command.
		Retry the modern command later.
	11 (0Bh)	Unknown response received from the modem. Modem unable to complete
	11 (0011)	the request. Check the modern command string and modern. Response
		should be CONNECT or OK.
L		

6.2.4 Serial I/O COMMREQ Commands

The following COMMREQs are used to implement Serial I/O:

- Local COMMREQs do not receive or transmit data through the serial port.
 - □ Initialize Port (4300)
 - □ Set Up Input Buffer (4301)
 - □ Flush Input buffer (4302)
 - □ Read port status (4303)
 - □ Write port control (4304)
 - **Gancel Operation (4399)**
- Remote COMMREQs receive and/or transmit data through the serial port.
 - □ Autodial (4400)
 - Write bytes (4401)
 - □ Read bytes (4402)
 - □ Read String (4403)

6.2.5 Overlapping COMMREQs

Some Serial I/O COMMREQs must complete execution before another COMMREQ can be processed. Others can be left pending while others are executed.

6.2.5.1 COMMREQS that Must Complete Execution

- Autodial (4400)
- Initialize Port (4300)
- Set Up Input Buffer (4301)
- Flush Input buffer (4302)
- Read port status (4303)
- Write port control (4304)
- Cancel Operation (4399)
- Serial Port Setup (FFF0)

6.2.5.2 COMMREQs that can be Pending While Others Execute

The table below shows whether Write Bytes, Read Bytes and Read String COMMREQs can be pending when other COMMREQs are executed.

	NEW COMMREQ										
Currently-Pending COMMREQs		Bytes	(4300)	Input Buffer	Input Buffer	Port Status		Bytes	String	Operation	Serial Port Setup (FFF0)
Write Bytes (4401)	No	No	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	No
Read Bytes (4402)	No	Yes	Yes	No	No	Yes	Yes	No	No	Yes	No
Read String (4403)	No	Yes	Yes	No	No	Yes	Yes	No	No	Yes	No

6.2.6 Initialize Port Function (4300)

This function causes a reset command to be sent to the specified port. It also cancels any COMMREQ currently in progress and flushes the internal input buffer. RTS and DTR are set to inactive.

	Value (decimal)	Value (hexadecimal)	Meaning
Address	0001	0001	Data block length
Address +1	0000	0000	NOWAIT mode
Address +2	0008	0008	Status word memory type (%R)
Address +3	0000	0000	Status word address minus 1 (%R0001)
Address +4	0000	0000	Not used
Address +5	0000	0000	Not used
Address +6	4300	10CC	Initialize port command

Example Command Block for the Initialize Port Function

6.2.6.2 Operating Notes

Remote COMMREQs that are cancelled due to this command executing will return a COMMREQ status word indicating request cancellation (minor code 12H).



Caution

If this COMMREQ is sent when a Write Bytes (4401) COMMREQ is transmitting a string from a serial port, transmission is halted. The position within the string where the transmission is halted is indeterminate. In addition, the final character received by the device to which the CPU is sending is also indeterminate.

6.2.7 Set Up Input Buffer Function (4301)

This function is provided for compatibility with legacy Serial I/O applications. In PACSystems releases 5.70 and later, the internal input buffer is always set to 2097 bytes. In earlier PACSystems implementations, the internal input buffer is set to 2K bytes.

The Set Up Input Buffer function returns a success status to the COMMREQ status word, regardless of the buffer length specified in the command block.

As data is received from the serial port it is placed in the input buffer. If the buffer becomes full, any additional data received from the serial port is discarded and the Overflow Error bit in the Port Status word (See Read Port Status Function) is set.

6.2.7.1 Retrieving Data from the Buffer

Data can be retrieved from the buffer using the Read String or Read Bytes function. It is not directly accessible from the application program.

If data is not retrieved from the buffer in a timely fashion, some characters may be lost.

	VALUE	VALUE	
	(decimal)	(hexadecimal)	MEANING
Address	0002	0002	Data block length
Address +1	0000	0000	NOWAIT mode
Address +2	8000	8000	Status word memory type (%R)
Address +3	0000	0000	Status word address minus 1 (%R0001)
Address +4	0000	0000	Not used
Address +5	0000	0000	Not used
Address +6	4301	10CD	Setup input buffer command
Address +7	0064	0040	Buffer length (in words)

Example Command Block for the Set Up Input Buffer Function

6.2.8 Flush Input Buffer Function (4302)

This operation empties the input buffer of any characters received through the serial port but not yet retrieved using a read command. All such characters are lost.

	VALUE (decimal)	VALUE (hexadecimal)	MEANING
	(ueciliui)	(nexuueciniui)	
Address	0001	0001	Data block length
Address +1	0000	0000	NOWAIT mode
Address +2	8000	8000	Status word memory type (%R)
Address +3	0000	0000	Status word address minus 1 (%R0001)
Address +4	0000	0000	Not used
Address +5	0000	0000	Not used
Address +6	4302	10CE	Flush input buffer command

Example Command Block for the Flush Input Buffer Function

6.2.9 Read Port Status Function (4303)

This function returns the current status of the port. The following events can be detected:

- 1. A read request was initiated previously and the required number of characters has now been received or the specified time-out has elapsed.
- 2. A write request was initiated previously and transmission of the specified number of characters is complete or a time-out has elapsed.

The status returned by the function indicates the event or events that have completed. More than one condition can occur simultaneously, if both a read and a write were initiated previously.

	VALUE (decimal)	VALUE (hexadecimal)	MEANING
Address	0003	0003	Data block length
Address +1	0000	0000	NOWAIT mode
Address +2	0008	0008	Status word memory type (%R)
Address +3	0000	0000	Status word address minus 1 (%R0001)
Address +4	0000	0000	Not used
Address +5	0000	0000	Not used
Address +6	4303	10CF	Read port status command
Address +7	0076	004C	Port status memory type (%M)
Address +8	0101	0065	Port status memory offset (%M101)

Example Command Block for the Read Port Status Function

6.2.9.2 Port Status

The port status consists of a status word and the number of characters in the input buffer that have not been retrieved by the application (characters which have been received and are available).

	Port status word (see below)
word 2	Characters available in the input buffer

Bit	Name	Definition	Status	Meaning
15	RP	Read In	Set	Read Bytes or Read String invoked
12	RP	progress	Cleared	Previous Read bytes or String has timed out, been canceled, or finished
14	RS	Read	Set	Read Bytes or Read String has successfully completed
14	КS	Success	Cleared	New Read Bytes or Read String invoked
13	RT	Read	Set	Receive timeout occurred during Read Bytes or Read String
13	П	Time-out	Cleared	New Read Bytes or Read String invoked
		Write In	Set	New Write Bytes invoked
12	WP	progress	Cleared	Previously-invoked Write Bytes has timed out, been canceled, or finished
11	WS	Write	Set	Previously-invoked Write Bytes has successfully completed
11	VV5	Success	Cleared	New Write Bytes invoked
10	WT	Write	Set	Transmit timeout occurred during Write Bytes
10	Tim	Time-out	Cleared	New Write Bytes invoked
9	СА	Character Available	Set	Unread characters are in the buffer
9	CA		Cleared	No unread characters in the buffer
8	OF	Overflow error	Set	Overflow error occurred on the serial port or internal buffer
0	UF		Cleared	Read Port Status invoked
7	FE	Framing Error	Set	Framing error occurred on the serial port
/	ГС		Cleared	Read Port Status invoked
6	PE	Parity Error	Set	Parity error occurred on the serial port
0	1 6		Cleared	Read Port Status invoked
5	CTS	Clear to	Set	Clear to Send signal is active
ר	CIS	Send	Cleared	Clear to Send signal is not active
4	DSR	Data Set	Set	Data Set Ready signal is active
t	DSI	Ready	Cleared	Data Set Ready signal is not active
3	RI	Ring	Set	Ring Indicator signal is active
ر ر	INI	Indicator	Cleared	Ring Indicator signal is not active
		Data	Set	Data Carrier Detect signal is active
2	DCD	Carrier Detect	Cleared	Data Carrier Detect signal is not active
1-0	n/a	Not used	These bits	s are always set to 0

Port Status Word Meanings

6.2.9.3 Operating Notes

For reference, see the tables under Serial Port Pin Assignments in Chapter 5.

Support for the DSR status bit is provided for COM1 only, on all RX7i and RX3i models (except CPE305), in Rel. 7.16 and later releases.

Support for the RP and DCD status bits is provided only for COM1 on the CPE310, in Rel. 7.16 and later releases.

6.2.10 Write Port Control Function (4304)

This function controls output signals on the specified port:

Example Command Block for the Write Port Control Function

	VALUE (decimal)	VALUE (hexadecimal)	MEANING
Address	0002	0002	Data block length
Address +1	0000	0000	NOWAIT mode
Address +2	0008	0008	Status word memory type (%R)
Address +3	0000	0000	Status word address minus 1 (%R0001)
Address +4	0000	0000	Not used
Address +5	0000	0000	Not used
Address +6	4304	10D0	Write port control command
Address +7	XXXX	XXXX	Port control word

6.2.10.2 Port Control Word

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RTS	DTR														

Port Control Word Meanings:

15	RTS	Commanded state of Request to Send signal 1 = Activates RTS 0 = Deactivates RTS
14	DTR	Commanded state of Data Terminal Ready signal 1 = Activates DTR 0 = Deactivates DTR
13-0	n/a	Unused (should be zero)

6.2.10.3 **Operating Notes**

For reference, see the tables under Serial Port Pin Assignments in Chapter 5.

Support for the DTR output signal is provided for COM1 only, on all RX7i and RX3i models (except CPE305 and CPE330), in Rel 7.16 and later releases.

For CPU COM2 (RS-485), the RTS signal is also controlled by the transmit driver. Therefore, control of RTS is dependent on the current state of the transmit driver. If the transmit driver is not enabled, asserting RTS with the Write Port Control COMMREQ will not cause RTS to be asserted on the serial line. The state of the transmit driver is controlled by the protocol and is dependent on the current Duplex Mode of the port. For 2-wire and 4-wire Duplex Mode, the transmit driver is only enabled during transmitting. Therefore, RTS on the serial line will only be seen active on COM2 (configured for 2-wire or 4-wire Duplex Mode) when data is being transmitted. For point-to-point Duplex Mode, the transmit driver is always enabled. Therefore, in point-to-point Duplex Mode, RTS on the serial line will always reflect what is chosen with the Write Port Control COMMREQ.

6.2.11 Cancel COMMREQ Function (4399)

This function cancels the current operations in progress. It can be used to cancel both read operations and write operations.

If a read operation is in progress and there are unprocessed characters in the input buffer, those characters are left in the input buffer and available for future reads. The serial port is not reset.

	Value (decimal)	Value (hexadecimal)	Meaning			
Address	0002	0002	Data block length (2)			
Address +1	0000	0000	NOWAIT mode			
Address +2	0008	0008	Status word memory type (%R)			
Address +3	0000	0000	Status word address minus 1 (%R0001)			
Address +4	0000	0000	Not used			
Address +5	0000	0000	Not used			
Address +6	4399	112F	Cancel operation command			
Address +7	0001	0001	Transaction type to cancel 1 - All operations 2 - Read operations 3 - Write operations			

Example Command Block for the Cancel Operation Function

6.2.11.2 **Operating Notes**

Remote COMMREQs that are cancelled due to this command executing will return a COMMREQ status word indicating request cancellation (minor code 12H).



Caution

If this COMMREQ is sent in either Cancel All or Cancel Write mode when a Write Bytes (4401) COMMREQ is transmitting a string from a serial port, transmission is halted. The position within the string where the transmission is halted is indeterminate. In addition, the final character received by the device to which the CPU is sending is also indeterminate.

6.2.12 Autodial Function (4400)

This feature allows the CPU to automatically dial a modem and send a specified byte string.

To implement this feature, the port must be configured for Serial I/O. After the autodial function is executed and the modem has established a connection, other serial I/O functions (Write bytes, Set Up Input Buffer, Flush Input buffer, Read port status, Write port control, Read bytes, Read String, and Cancel Operation) can be used.

Example

Pager enunciation can be implemented by three commands, requiring three COMMREQ command blocks:

Autodial: Dials the modem.

04400 (1130h)

Write Bytes: Specifies an ASCII string, from 1 to 250 bytes in length, to send from the serial port. 04401 (1131h)

Autodial: It is the responsibility of the application program to hang up the phone connection. 04400 (1130h) This is accomplished by reissuing the autodial command and sending the hang up command string.

6.2.12.2 Autodial Command Block

The Autodial command automatically transmits an Escape sequence that follows the Hayes convention. If you are using a modern that does not support the Hayes convention, you may be able to use the Write Bytes command to dial the modern.

Examples of commonly used command strings for Hayes-compatible modems are listed below:

Command String	Length	Function
ATDP15035559999< <cr></cr>	16 (10h)	Pulse dial the number 1-503-555-9999
ATDT15035559999 <cr></cr>	16 (10h)	Tone dial the number 1-503-555-9999
ATDT9,150355599999 <cr></cr>	18 (12h)	Tone dial using outside line with pause
ATHO <cr></cr>	5 (05h)	Hang up the phone
ATZ <cr></cr>	4 (04h)	Restore modem configuration to internally saved values

Sample Autodial Command Block

This COMMREQ command block dials the number 234-5678 using a Hayes-compatible modem.

Word	Definition	Values			
1	0009h	CUSTOM data block length (includes command string)			
2	0000h	NOWAIT mode			
3	0008h	Status word memory type (%R)			
4	0000h	Status word address minus 1 (Register 1)			
5	0000h	not used			
6	0000h	not used			
7	04400 (1130h)	Autodial command number			
8	00030 (001Eh)	Modem response timeout (30 seconds)			
9	0012 (000Ch)	Number of bytes in command string			
10	5441h	A (41h), T (54h)			
11	5444h	D (44h), T (54h)			
12	3332h	Phone number: 2 (32h), 3 (33h)			
13	3534h	4 (34h), 5 (35h)			
14	3736h	6 (36h), 7 (37h)			
15	0D38h	8 (38h) <cr> (0Dh)</cr>			

6.2.13 Write Bytes Function (4401)

This operation can be used to transmit one or more characters to the remote device through the specified serial port. The character(s) to be transmitted must be in a word reference memory. They should not be changed until the operation is complete.

Up to 250 characters can be transmitted with a single invocation of this operation. The status of the operation is not complete until all of the characters have been transmitted or until a timeout occurs (for example, if hardware flow control is being used and the remote device never enables the transmission).

	Value (decimal)	Value (hexadecimal)	Meaning
Address	0006	0006	Data block length (includes characters to send)
Address +1	0000	0000	NOWAIT mode
Address +2	0008	0008	Status word memory type (%R)
Address +3	0000	0000	Status word address minus 1 (%R0001)
Address +4	0000	0000	Not used
Address +5	0000	0000	Not used
Address +6	4401	1131	Write bytes command
Address +7	0030	001E	Transmit time-out (30 seconds). See note below.
Address +8	0005	0005	Number of bytes to write
Address +9	25960	6568	'h' (68h), 'e' (65h)
Address +10	27756	6C6C	'l' (6Ch), 'l' (6Ch)
Address +11	0111	006F	'o' (6Fh)

Example Command Block for the Write Bytes Function

Although printable ASCII characters are used in this example, there is no restriction on the values of the characters that can be transmitted.

6.2.13.2 **Operating Notes**

Specifying zero as the Transmit time-out sets the time-out value to the amount of time actually needed to transmit the data, plus 4 seconds.



Caution

If an Initialize Port (4300) COMMEQ is sent or a Cancel Operation (4399) COMMREQ is sent in either Cancel All or Cancel Write mode while this COMMREQ is transmitting a string from a serial port, transmission is halted. The position within the string where the transmission is halted is indeterminate. In addition, the final character received by the device the CPU is sending to is also indeterminate.

6.2.14 Read Bytes Function (4402)

This function causes one or more characters to be read from the specified port. The characters are read from the internal input buffer and placed in the specified input data area. The function returns both the number of characters retrieved and the number of unprocessed characters still in the input buffer. If zero characters of input are requested, only the number of unprocessed characters in the input buffer is returned.

If insufficient characters are available to satisfy the request and a non-zero value is specified for the number of characters to read, the status of the operation is not complete until either sufficient characters have been received or the time-out interval expires. In either of those conditions, the port status indicates the reason for completion of the read operation. The status word is not updated until the read operation is complete (either due to timeout or when all the data has been received).

If the time-out interval is set to zero, the COMMREQ remains pending until it has received the requested amount of data, or until it is cancelled.

If this COMMREQ fails for any reason, no data is returned to the input data area. Any data that has not been read from the internal input buffer remains and it can be retrieved with a subsequent read request.

	Value (decimal)	Value (hexadecimal)	Meaning
Address	0005	0005	Data block length
Address +1	0000	0000	NOWAIT mode
Address +2	0008	0008	Status word memory type (%R)
Address +3	0000	0000	Status word address minus 1 (%R0001)
Address +4	0000	0000	Not used
Address +5	0000	0000	Not used
Address +6	4402	1132	Read bytes command
Address +7	0030	001E	Read time-out (30 seconds)
Address +8	0005	0005	Number of bytes to read
Address +9	0008	0008	Input data memory type (%R).
Address +10	0100	0064	Input data memory address (%R0100)

Example Command Block for the Read Bytes Function

6.2.14.2 Return Data Format for the Read Bytes Function

The return data consists of the number of characters actually read, the number of characters still available in the input buffer after the read is complete (if any), and the actual input characters.

Address	Number of characters actually read
Address + 1	Number of characters still available in the input buffer, if any
Address + 2	first two characters (first character is in the low byte)
Address + 3	third and fourth characters (third character is in the low byte)
Address + n	subsequent characters

6.2.14.3 Operating Notes for Read Bytes

If the input data memory type parameter is specified to be a word memory type, and if an odd number of bytes is actually received, then the high byte of the last word to be written with the received data is left unchanged.

As data is received from the serial port it is placed in the internal input buffer. If the buffer becomes full, then any additional data received from the serial port is discarded and the Overflow Error bit in the Port Status word (See Read Port Status Function) is set.

6.2.15 Read String Function (4403)

This function causes characters to be read from the specified port until a specified terminating character is received. The characters are read from the internal input buffer and placed in the specified input data area.

The function returns both the number of characters retrieved and the number of unprocessed characters still in the input buffer. If zero characters of input are requested, only the number of unprocessed characters in the input buffer is returned.

If the terminating character is not in the input buffer, the status of the operation is not complete until either the terminating character has been received or the time-out interval expires. In either of those conditions, the port status indicates the reason for completion of the read operation.

If the time-out interval is set to zero, the COMMREQ remains pending until it has received the requested string, terminated by the specified end character.

If this COMMREQ fails for any reason, no data is returned to the input data area. Any data that has not been read from the internal input buffer remains, and it can be retrieved with a subsequent read request.

	Value (decimal)	Value (hexadecimal)	Meaning
Address	0005	0005	Data block length
Address +1	0000	0000	NOWAIT mode
Address +2	0008	0008	Status word memory type (%R)
Address +3	0000	0000	Status word address minus 1 (%R0001)
Address +4	0000	0000	Not used
Address +5	0000	0000	Not used
Address +6	4403	1133	Read string command
Address +7	0030	001E	Read time-out (30 seconds)
Address +8	0013	000D	Terminating character (carriage return): must be between 0 and 255 (0xFF), inclusive
Address +9	0008	0008	Input data memory type (%R)
Address +10	0100	0064	Input data memory address (%R0100)

Example Command Block for the Read String Function

6.2.15.2 Return Data Format for the Read String Function

The return data consists of the number of characters actually read, the number of characters still available in the input buffer after the read is complete (if any), and the actual input characters:

Address	Number of characters actually read
Address + 1	Number of characters still available in the input buffer, if any
Address + 2	first two characters (first character is in the low byte)
Address + 3	third and fourth characters (third character is in the low byte)
Address + n	subsequent characters

6.2.15.3 Operating Notes for Read String

If the input data memory type parameter is specified to be a word memory type, and if an odd number of bytes is actually received, then the high byte of the last word to be written with the received data is left unchanged.

As data is received from the serial port it is placed in the internal input buffer. If the buffer becomes full, then any additional data received from the serial port is discarded and the Overflow Error bit in the Port Status word (See Read Port Status Function) is set.

6.3 RTU Slave Protocol

RTU protocol is a query-response protocol used for communication between the RTU device and a host computer, which is capable of communicating using RTU protocol. The host computer is the master device and it transmits a query to a RTU slave, which responds to the master. The RTU slave device cannot query; it can only respond to the master. A PACSystems CPU can only function as an RTU slave.

The RTU data transferred consists of 8-bit binary characters with an optional parity bit. No control characters are added to the data block; however, an error check (Cyclic Redundancy Check) is included as the final field of each query and response to ensure accurate transmission of data.

- **Note:** You should avoid using station address 1 for any other Modbus slave in a PACSystems control system because the default station address for the PACSystems CPU is 1. The CPU uses the default address in two situations:
 - 1. If you power up without a configuration, the default station address of 1 is used.
 - 2. When the Port Mode parameter is set to Message Mode, and Modbus becomes the protocol in STOP Mode, the station address defaults to 1, unless you specify a STOP Mode for the serial port in the CPU configuration, and then change the station address to be used for STOP Mode.

In either of these situations, if you have a slave configured with a station address of 1, confusion may result when the PACSystems CPU responds to requests intended for that slave.

6.3.1 Message Format

The general formats for RTU message transfers are shown below:

6.3.1.1 RTU Message Transfers




Figure 26: RTU Message Transactions

The master device begins a data transfer by sending a query or broadcast request message. A slave completes that data transfer by sending a response message if the master sent a query message addressed to it. No response message is sent when the master sends a broadcast request.

6.3.1.2 RTU Slave Turnaround Time

The time between the end of a query and the beginning of the response to that query is called the slave turnaround time. The turnaround time of a PACSystems slave depends on the Controller Communications Window time and the sweep time of the PACSystems. RTU requests are processed only in the Controller Communications Window. In Normal sweep mode, the Controller Communications Window occurs once per sweep. Because the sweep time on PACSystems can be up to 2.5 seconds, the time to process an RTU request could be up to 2.5 seconds. Another factor is the Controller Communications Window time allowed in Hardware Configuration. If you configure a very small Controller Communications Window, the RTU request may not be completed in one sweep, causing RTU processing to require multiple sweeps. For details on CPU window modes, refer to *Window Modes* in Chapter 4.

6.3.1.3 Receive-to-Transmit Delay

Part of the RTU Slave Turnaround time is the receive-to-transmit delay. The RTU driver inserts this delay after a request from the master has been received, and before the response to the master is sent. Starting with Release 6.70 for the RX3i, the receive-to-transmit delay can be configured with the Serial Port Setup COMMREQ function 65520. The timeout is specified in units of 10 ms, with a range of 0–255 units (maximum delay is 2.55 seconds). If the specified time is less than 3.5 character times, then the delay is set to 3.5 character times.

6.3.1.4 Message Types

The RTU protocol has four message types: query, normal response, error response, and broadcast.

Query

The master sends a message addressed to a single slave.

Normal Response

After the slave performs the function requested by the query, it sends back a normal response for that function. This indicates that the request was successful.

Error Response

The slave receives the query, but cannot perform the requested function. The slave sends back an error response that indicates the reason the request could not be processed. (No error message will be sent for certain types of errors. For more information refer to *Communication Errors* below.)

Broadcast

The master sends a message addressed to all of the slaves by using address 0. All slaves that receive the broadcast message perform the requested function. This transaction is ended by a time-out within the master.

6.3.1.5 Message Fields

The message fields for a typical message are shown in the figure below, and are explained in the following sections.

← FRAME →					
Station Address	Function Code	Information	Error Check		

Station Address

The Station Address is the address of the slave station selected for this data transfer. It is one byte in length and has a value from 0 to 247 inclusive. An address of 0 selects all slave stations, and indicates that this is a broadcast message. An address from 1 to 247 selects a slave station with that station address.

Function Code

The Function Code identifies the command being issued to the station. It is one byte in length and is defined for the values 0 to 255 as follows:


Function Code	Description
0	Illegal Function
1	Read Output Table
2	Read Input Table
3	Read Registers
4	Read Analog Input
5	Force Single Output
6	Preset Single Register
7	Read Exception Status
8	Loopback Maintenance
9-14	Unsupported Function
15	Force Multiple Outputs
16	Preset Multiple Registers
17	Report Device Type
18-21	Unsupported Function
22	Mask Write 4x Register
23	Read/Write 4x Registers
24–66	Unsupported Function
67	Read Scratch Pad Memory
68-127	Unsupported Function
128-255	Reserved for Exception Responses

Information Fields

All message fields, other than the Station Address field, Function Code field, and Error Check field are called, generically, *information fields*. Information fields contain additional information required to specify or respond to a requested function. Different types of messages have different types or numbers of information fields. (Details on information fields for each message type and function code are found in *RTU Message Descriptions*. Some messages (Message 07 Query and Message 17 Query) do not have information fields.

Examples

As shown in the following figure, the information fields for message *READ OUTPUT TABLE (01) Query* consist of the Starting Point No. field and Number of Points field. The information fields for message *READ OUTPUT TABLE (01) Response* consist of the Byte Count field and Data field.



Normal Response

Figure 27: RTU Read Output Table Example

Some information fields include entries for the range of data to be accessed in the RTU slave.

- **Note:** Data addresses are 0-based. This means you will need to subtract 1 from the actual address when specifying it in the RTU message. For message (01) READ OUTPUT TABLE Query, used in the example above, you would specify a starting data address in the Starting Point No. field. To specify %Q0001 as the starting address, you would place the address %Q0000 in this field. Also, the value placed in the Number of Points field determines how many %Q bits are read, starting with address %Q0001. For example:
 - Starting Point No. field = %Q0007, so the starting address is %Q0008.
 - Number of Points field = 16 (0010h), so addresses %Q0008 through %Q0023 will be read.

Error Check Field

The Error Check field is two bytes in length and contains a cyclic redundancy check (CRC-16) code. Its value is a function of the contents of the station Address, Function code, and Information field. The details of generating the CRC-16 code are described in *Cyclic Redundancy Check (CRC)*. Note that the Information field is variable in length. To properly generate the CRC-16 code, the length of frame must be determined. To calculate the length of a frame for each of the defined function codes, see *Calculating the Length of Frame*.

Message Length

Message length varies with the type of message and amount of data to be sent. Information for determining message length for individual messages is found in *RTU Message Descriptions*.

Character Format

A message is sent as a series of characters. Each byte in a message is transmitted as a character. The illustration below shows the character format. A character consists of a start bit (0), eight data bits, an optional parity bit, and one stop bit (1). Between characters the line is held in the 1 state.

		MSB	Data	Bits					LSB	
10	9	8	7	6	5	4	3	2	1	0
Stop	Parity (optional)									Start

Message Termination

Each station monitors the time between characters. When a period of three character times elapses without the reception of a character, the end of a message is assumed. The reception of the next character is assumed to be the beginning of a new message. The end of a frame occurs when the first of the following two events occurs:

- 1) The number of characters received for the frame is equal to the calculated length of the frame.
- 2) A length of 4 character times elapses without the reception of a character.

Timeout Usage

Timeouts are used on the serial link for error detection, error recovery, and to prevent the missing of the end of messages and message sequences. Note that although the module allows up to three character transmission times between each character in a message that it receives, there is no more than half a character time between each character in a message that the module transmits. After sending a query message, the master should wait an appropriate amount of time for slave turnaround before assuming that the slave did not respond to the request. Slave turnaround time is affected by the Controller Communications Window time and the CPU sweep time, as described in *RTU Slave Turnaround Time*.

End-of-Frame Timeout

The End-of-frame timeout is a feature that compensates for message gaps that can occur due to the use of radio modems. The timeout is added to the amount of time allowed for receiving a message from the master. The timeout should be sized according to the maximum gap time that could be introduced by the master's transmitting equipment. Starting with Release 6.70 for the RX3i, the end-of-frame timeout can be configured with the Serial Port Setup COMMREQ function 65520. The timeout is specified in units of 100 μ s. If the specified time is less than 3.5 character times, then the RTU driver sets the timeout to 3.5 character times.

6.3.2 Cyclic Redundancy Check (CRC)

The CRC is one of the most effective systems for checking errors. The CRC consists of two check characters generated at the transmitter and added at the end of the transmitted data characters. Using the same method, the receiver generates its own CRC for the incoming data and compares it to the CRC sent by the transmitter to ensure proper transmission. A complete mathematic derivation for the CRC is not given in this section. This information can be found in a number of texts on data communications. The essential steps that should be understood in calculating the CRC are as follows:

- The number of bits in the CRC multiplies the data bits that make up the message.
- The resulting product is then divided by the generating polynomial (using modulo 2 with no carries). The CRC is the remainder of this division.
- Disregard the quotient and add the remainder (CRC) to the data bits and transmit the message with CRC.
- The receiver then divides the message plus CRC by the generating polynomial and if the remainder is 0, the transmission was transmitted without error.

A generating polynomial is expressed algebraically as a string of terms in powers of X such as $X_3 + X_2 + X_0$ (or 1)

which, in turn, can be expressed as the binary number 1101.

A generating polynomial could be any length and contain any pattern of 1s and 0s as long as both the transmitter and receiver use the same value. For optimum error detection, however, certain standard generating polynomials have been developed. RTU protocol uses the polynomial $X_{16} + X_{15} + X_2 + 1$

which in binary is 1 1000 0000 0000 0101. The CRC this polynomial generates is known as CRC-16.

The discussion above can be implemented in hardware or software. One hardware implementation involves constructing a multi-section shift register based on the generating polynomial.

6.3.2.1 Cyclic Redundancy Check Register




Figure 28: CRC Register Operation

To generate the CRC, the message data bits are fed to the shift register one at a time. The CRC register contains a preset value. As each data bit is presented to the shift register, the bits are shifted to the right. The LSB is XORed with the data bit and the result is: XORed with the old contents of bit 1 (the result placed in bit 0), XORed with the old contents of bit 14 (and the result placed in bit 13), and finally, it is shifted into bit 15. This process is repeated until all data bits in a message have been processed. Software implementation of the CRC-16 is explained in the section below.

6.3.2.2 Calculating the CRC-16

The pseudo code for calculation of the CRC-16 is given below.

Preset byte count for data to be sent.

Initialize the 16-bit remainder (CRC) register to all ones.

XOR the first 8-bit data byte with the high order byte of the 16-bit CRC register. The result is the current CRC.

INIT SHIFT: Initialize the shift counter to 0.

SHIFT: Shift the current CRC register 1 bit to the right.

Increment shift count.

Is the bit shifted out to the right (flag) a 1 or a 0?

If it is a 1, XOR the generating polynomial with the current CRC.

If it is a 0, continue.

Is shift counter equal to 8?

If NO, return to SHIFT.

If YES, increment byte count.

Is byte count greater than the data length?

If NO, XOR the next 8-bit data byte with the current CRC and go to INIT SHIFT.

If YES, add current CRC to end of data message for transmission and exit.

When the message is transmitted, the receiver performs the same CRC operation on all the data bits and the transmitted CRC. If the information is received correctly the resulting remainder (receiver CRC) is 0.

Sample CRC-16 Calculation

The RTU device transmits the rightmost byte (of registers or discrete data) first. The first bit of the CRC-16 transmitted is the MSB. Therefore, in the example the MSB of the CRC polynomial is to the extreme right. The X_{16} term is dropped because it affects only the quotient (which is discarded) and not the remainder (the CRC characters). The generating polynomial is therefore 1010 0000 0000 0001. The remainder is initialized to all 1s.

In this example, the CRC-16 is calculated for RTU message, Read Exception Status 07. The message format is as follows:

Address	Function	CRC-16
01	07	

In this example, device number 1 (address 01) is queried. You need to know the amount of data to be transmitted and this information can be found for every message type in *Calculating the Length of Frame*. For this message the data length is 2 bytes.

Trai		CRC-16 A	0		
	MSB ⁴⁰		LSB ⁴⁰		Flag
Initial Remainder	1111	1111	1111	1111	
XOR 1st data byte	0000	0000	0000	0001	
Current CRC	1111	1111	1111	1111	
Shift 1	0111	1111	1111	1111	0
Shift 2	0011	1111	1111	1111	1
XOR Gen. Polynomial	1010	0000	0000	0001	
Current CRC	1001	1111	1111	1110	
Shift 3	0100	1111	1111	1111	0
Shift 4	0010	0111	1111	1111	1
XOR Gen. Polynomial	1010	0000	0000	0001	
Current CRC	1000	0111	1111	1110	
Shift 5	0100	0011	1111	1111	0
Shift 6	0010	0001	1111	1111	1
XOR Gen. Polynomial	1010	0000	0000	0001	
Current CRC	1000	0001	1111	1110	
Shift 7	0100	0000	1111	1111	0
Shift 8	0010	0000	0111	1111	1
XOR Gen. Polynomial	1010	0000	0000	0001	
Current CRC	1000	0000	0111	1110	
XOR 2nd data byte	0000	0000	0000	0111	
Current CRC	1000	0000	0111	1001	
Shift 1	0100	0000	0011	1100	1
XOR Gen. Polynomial		0000	0000	0001	
Current CRC	1110	0000	0011	1101	
Shift 2	0111	0000	0001	1110	1
XOR Gen. Polynomial	1010	0000	0000	0001	
Current CRC	1101	0000	0001	1111	
Shift 3	0110	1000	0000	1111	1
XOR Gen. Polynomial	1010	0000	0000	0001	
Current CRC	1100	1000	0000	1110	
Shift 4	0110	0100	0000	0111	0
Shift 5	0011	0010	0000	0011	1
XOR Gen. Polynomial	1010	0000	0000	0001	
Current CRC	1001	0010	0000	0010	
Shift 6	0100	1001	0000	0001	0
Shift 7	0010	0100	1000	0000	1
XOR Gen. Polynomial		0000	0000	0001	-
Current CRC	1000	0100	1000	0001	
Shift 8	0100	0010	0100	0000	1
XOR Gen. Polynomial		0000	0000	0000	-
Transmitted CRC	1010	0010	0100	0001	
In an smilled CNC	E	2	4	1	
	L	۷	4	Т	

Rec	eiver ³⁹ C	RC-16 A	lgorithm		
	MSB ⁴⁰		LSB ⁴⁰		Flag
Rcvr CRC after data	1110	0010	0100	0001	
XOR 1st byte Trns CRC	0000	0000	0100	0001	
Current CRC	1110	0010	0000	0000	
Shift 1	0111	0001	0000	0000	0
Shift 2	0011	1000	1000	0000	0
Shift 3	0001	1100	0100	0000	0
Shift 4	0000	1110	0010	0000	0
Shift 5	0000	0111	0001	0000	0
Shift 6	0000	0011	1000	1000	0
Shift 7	0000	0001	1100	0100	0
Shift 8	0000	0000	1110	0010	0
XOR 2nd byte Trns CRC	0000	0000	1110	0010	
Current CRC	0000	0000	0000	0000	
Shift 1-8 yields	0000	0000	0000	0000	
All errors for receiver fin	al CRC-1	.6 indica	tes transı	mission co	rrect.

³⁹ The receiver processes incoming data through the same CRC algorithm as the transmitter. The example for the receiver starts at the point after all the data bits but not the transmitted CRC have been received correctly. Therefore, the receiver CRC should be equal to the transmitted CRC at this point. When this occurs, the output of the CRC algorithm will be zero indicating that the transmission is correct.

The transmitted message with CRC would then be:

Address	Function	CRC-16	
01	07	41	E2

⁴⁰ The MSB and LSB references are to the data bytes only, not to the CRC bytes. The CRC MSB and LSB order are the reverse of the data byte order.

6.3.2.3 Calculating the Length of Frame

To generate the CRC-16 for any message, the message length must be known. The length for all types of messages can be determined from the table below.

6.3.2.4 RTU Message Length

Function Code	Name	Query or Broadcast Message Length Less CRC Code	Response Message Length Less CRC Code
0		Not Defined	Not Defined
1	Read Output Table	6	3 + 3rd byte ⁴¹
2	Read Input Table	6	3 + 3rd byte ⁴¹
3	Read Registers	6	3 + 3rd byte ⁴¹
4	Read Analog Input	6	3 + 3rd byte ⁴¹
5	Force Single Output	6	6
6	Preset Single Register	6	6
7	Read Exception Status	2	3
8	Loopback/Maintenance	6	6
9-14		Not Defined	Not Defined
15	Force Multiple Outputs	7 + 7th byte ⁴¹	6
16	Preset Multiple Registers	7 + 7th byte ⁴¹	6
17	Report Device Type	2	8
18-21		Not Defined	Not Defined
22	Mask Write 4x Registers	8	8
23	Read/Write 4x Registers	13+byte 11 ⁴¹	5+byte 341
24-66		Not Defined	Not Defined
67	Read Scratch Pad	6	3 + 3rd byte ⁴¹
68-127		Not Defined	Not Defined
128-255		Not Defined	3


⁴¹ The value of this byte is the number of bytes contained in the data being transmitted.

6.3.3 RTU Message Descriptions

This section presents the format and fields for each RTU message.

6.3.3.1 Message (01): Read Output Table

Format:



Normal Response

Figure 29: RTU Read Output Table Message Format

Query:


- An address of 0 is not allowed because this cannot be a broadcast request.
- The function code is 01.
- The starting point number is two bytes in length and may be any value less than the highest output point number available in the attached CPU. The starting point number is equal to one less than the number of the first output point returned in the normal response to this request.
- The number of points value is two bytes in length. It specifies the number of output points
 returned in the normal response. The sum of the starting point value and the number of points
 value must be less than or equal to the highest output point number available in the attached
 CPU. The high order byte of the Starting Point Number and Number of Points fields is sent as the
 first byte. The low order byte is the second byte in each of these fields.

Response:

- The byte count is a binary number from 1 to 256 (0 = 256). It is the number of bytes in the normal response following the byte count and preceding the error check.
- The Data field of the normal response is packed output status data. Each byte contains eight
 output point values. The least significant bit (LSB) of the first byte contains the value of the output
 point whose number is equal to the starting point number plus one. The values of the output
 points are ordered by number starting with the LSB of the first byte of the Data field and ending
 with the most significant bit (MSB) of the last byte of the Data field. If the number of points is not a
 multiple of 8, the last data byte contains zeroes in one to seven of its highest order bits.

6.3.3.2 Message (02): Read Input Table

Format:



Normal Response

Figure 30: RTU Read Input Table Message Format

Query:


- An address of 0 is not allowed as this cannot be a broadcast request.
- The function code is 02.
- The starting point number is two bytes in length and may be any value less than the highest input point number available in the attached CPU. The starting point number is equal to one less than the number of the first input point returned in the normal response to this request.
- The number of points value is two bytes in length. It specifies the number of input points returned in the normal response. The sum of the starting point value and the number of points value must be less than or equal to the highest input point number available in the attached CPU. The high order byte of the Starting Point Number and Number Of Bytes fields is sent as the first byte. The low order byte is the second byte in each of these fields.

Response:

- The byte count is a binary number from 1 to 256 (0 = 256). It is the number of bytes in the normal response following the byte count and preceding the error check.
- The Data field of the normal response is packed input status data. Each byte contains eight input point values. The least significant bit (LSB) of the first byte contains the value of the input point whose number is equal to the starting point number plus one. The values of the input points are ordered by number starting with the LSB of the first byte of the Data field and ending with the most significant bit (MSB) of the last byte of the Data field. If the number of points is not a multiple of 8, then the last data byte contains zeroes in one to seven of its highest order bits.

6.3.3.3 Message (03): Read Registers

Format:



Normal Response

Figure 31: RTU Read Registers Message Format

Query:


- An address of 0 is not allowed as this request cannot be a broadcast request.
- The function code is equal to 3.
- The starting register number is two bytes in length. The starting register number may be any value less than the highest register number available in the attached CPU. It is equal to one less than the number of the first register returned in the normal response to this request.
- The number of registers value is two bytes in length. It must contain a value from 1 to 125 inclusive. The sum of the starting register value and the number of registers value must be less than or equal to the highest register number available in the attached CPU. The high order byte of the Starting Register Number and Number of Registers fields is sent as the first byte in each of these fields. The low order byte is the second byte in each of these fields.

Response:

- The byte count is a binary number from 2 to 250 inclusive. It is the number of bytes in the normal response following the byte count and preceding the error check. Note that the byte count is equal to two times the number of registers returned in the response. A maximum of 250 bytes (125) registers is set so that the entire response can fit into one 256 byte data block.
- The registers are returned in the Data field in order of number with the lowest number register in the first two bytes and the highest number register in the last two bytes of the Data field. The number of the first register in the Data field is equal to the Starting Register Number plus one. The high order byte is sent before the low order byte of each register.

6.3.3.4 Message (04): Read Analog Inputs

Format:



Normal Response

Figure 32: RTU Read Analog Inputs Message Format

Query:


- An Address of 0 is not allowed as this request cannot be a broadcast request.
- The function code is equal to 4.
- The Starting Analog Input Number is two bytes in length. The Starting Analog Input Number may be any value less than the highest analog input number available in the attached CPU. It is equal to one less than the number of the first analog input returned in the normal response to this request.
- The Number Of Analog Inputs value is two bytes in length. It must contain a value from 1 to 125 inclusive. The sum of the Starting Analog Input value and the Number Of Analog Inputs value must be less than or equal to the highest analog input number available in the at-attached CPU. The high order byte of the Starting Analog Input Number and Number of Analog Inputs fields is sent as the first byte in each of these fields. The low order byte is the second byte in each of these fields.

Response:

- The Byte Count is a binary number from 2 to 250 inclusive. It is the number of bytes in the normal response following the byte count and preceding the error check. Note that the Byte Count is equal to two times the number of analog inputs returned in the response. A maximum of 250 bytes (125) analog inputs is set so that the entire response can fit into one 256 byte data block.
- The analog inputs are returned in the Data field in order of number with the lowest number analog input in the first two bytes and the highest number analog input in the last two bytes of the Data field. The number of the First Analog Input in the Data field is equal to the Starting analog input number plus one. The high order byte is sent before the low order byte of each analog input.

6.3.3.5 Message (05): Force Single Output

Format:



Normal Response

Figure 33: RTU Force Single Output Message Format

Query:

- An Address of 0 indicates a broadcast request. All slave stations process a broadcast re-quest and no response is sent.
- The function code is equal to 05.
- The Point Number field is two bytes in length. It may be any value less than the highest output point number available in the attached CPU. It is equal to one less than the number of the output point to be forced on or off.
- The first byte of the Data field is equal to either 0 or 255 (FFH). The output point specified in the Point Number field is to be forced off if the first Data field byte is equal to 0. It is to be forced on if the first Data field byte is equal to 255 (FFH). The second byte of the Data field is always equal to zero.

Response:

- The normal response to a force single output query is identical to the query.
- **Note:** The force single output request is not an output override command. The output specified in this request is ensured to be forced to the value specified only at the beginning of one sweep of the user logic.

6.3.3.6 Message (06): Preset Single Register

Format:




Figure 34: RTU Preset Single Register Message Format

Query:

- An Address 0 indicates a broadcast request. All slave stations process a broadcast request and no response is sent.
- The function code is equal to 06.
- The Register Number field is two bytes in length. It may be any value less than the highest register available in the attached CPU. It is equal to one less than the number of the register to be preset.
- The Data field is two bytes in length and contains the value that the register specified by the Register Number Field is to be preset to. The first byte in the Data field contains the high order byte of the preset value. The second byte in the Data field contains the low order byte.

Response:

• The normal response to a preset single register query is identical to the query.

6.3.3.7 Message (07): Read Exception Status

Format:




Figure 35: RTU Read Exception Status Message Format

Query:

This query is a short form of request for the purpose of reading the first eight output points.

- An Address of zero is not allowed as this cannot be a broadcast request.
- The function code is equal to 07.

Response:

• The Data field of the normal response is one byte in length and contains the states of output points one through eight. The output states are packed in order of number with output point one's state in the least significant bit and output point eight's state in the most significant bit.

6.3.3.8 Message (08): Loopback/Maintenance (General)

Format:

Address	Func 08	Diagnostic Code _{0, 1, or 4}	Data	Error Check					
Query									
Address	Func 08	Diagnostic Code	Data	Error Check					
		0, 1, or 4	DATA 1 DATA 1						

Normal Response

Figure 36: RTU Loopback/Maintenance Message Format

Query:

- The Function code is equal to 8.
- The Diagnostic Code is two bytes in length. The high order byte of the Diagnostic Code is the first byte sent in the Diagnostic Code field. The low order byte is the second byte sent. The loopback/maintenance command is defined only for Diagnostic Codes equal to 0, 1, or 4. All other Diagnostic Codes are reserved.
- The Data field is two bytes in length. The contents of the two Data bytes are defined by the value of the Diagnostic Code.

Response:

See descriptions for individual Diagnostic Codes.

Diagnostic Return Query Data Request (Loopback/Maintenance Code 00):

- An address of 0 is not allowed for the return query data request.
- The values of the two Data field bytes in the query are arbitrary.
- The normal response is identical to the query.
- The values of the Data bytes in the response are equal to the values sent in the query.

Diagnostic Initiate Communication Restart Request (Loopback/Maintenance Code 01):

- An Address of 0 indicates a broadcast request. All slave stations process a broadcast request and no response is sent.
- This request disables the listen-only mode (enables responses to be sent when queries are received so that communications can be restarted).
- The value of the first byte of the Data field (DATA1) must be 0 or FF. Any other value will cause an error response to be sent. The value of the second byte of the Data field (DATA2) is always equal to 0.
- The normal response to an Initiate Communication Restart query is identical to the query.

Diagnostic Force Listen-Only Mode Request (Loopback/Maintenance code 04):

- An Address of 0 indicates a broadcast request. All slave stations process a broadcast request.
- After receiving a Force Listen-Only mode request, the RTU device will go into the listen-only mode, will not perform a requested function, and will not send either normal or error responses to any queries. The listen-only mode is disabled when the RTU device receives an Initiate Communication Restart request or when the RTU device is powered up.
- Both bytes in the Data field of a Force Listen-Only Mode request are equal to 0. The RTU device never sends a response to a Force Listen-Only Mode request.
- **Note:** Upon power up, the RTU device disables the listen-only mode and is enabled to continue sending responses to queries.

6.3.3.9 Message (15): Force Multiple Outputs

Format:

Address	Func 15	Starting Point No.	Number of Points	Byte Count	Data	Error Check
		<u> </u>	Query	<u> </u>		

Address	Func 15	Starting Point No.	Number of Points	Error Check

Normal Response

Figure 37: RTU Force Multiple Outputs Message Format

Query:

- An Address of 0 indicates a broadcast request. All slave stations process a broadcast request and no response is sent.
- The value of the Function code is 15.
- The Starting Point Number is two bytes in length and may be any value less than the highest output point number available in the attached CPU. The Starting Point Number is equal to one less than the number of the first output point forced by this request.
- The Number of Points value is two bytes in length. The sum of the Starting Point Number and the Number of Points value must be less than or equal to the highest output point number available in the attached CPU. The high order byte of the Starting Point Number and Number of Bytes fields is sent as the first byte in each of these fields. The low order byte is the second byte in each of these fields.
- The Byte Count is a binary number from 1 to 256 (0 = 256). It is the number of bytes in the Data field of the force multiple outputs request.
- The Data field is packed data containing the values that the outputs specified by the Starting Point Number and the Number of Points fields are to be forced to. Each byte in the Data field contains the values that eight output points are to be forced to. The least significant bit (LSB) of the first byte contains the value that the output point whose number is equal to the starting point number plus one is to be forced to. The values for the output points are ordered by number starting with the LSB of the first byte of the Data field and ending with the most significant bit (MSB) of the last byte of the Data field. If the number of points is not a multiple of 8, then the last data byte contains zeroes in one to seven of its highest order bits.

Response:

- The descriptions of the fields in the response are covered in the query description.
- **Note:** The force multiple outputs request is not an output override command. The outputs specified in this request are ensured to be forced to the values specified only at the beginning of one sweep of the user logic.

6.3.3.10 Message (16): Preset Multiple Registers

Format:

Query Address Func Starting Number of Error Check	Address	Func 16	Starting Point	Number of Byte Registers Count	Data	Error Check		
	Query							
16 Register No. Registers		Address	Func 16	Starting Register No Register				

Normal Response

Figure 38: RTU Preset Multiple Registers Message Format

Query:


- An Address of 0 indicates a broadcast request. All slave stations process a broadcast re-quest and no response is sent.
- The value of the Function code is 16.
- The Starting Register Number is two bytes in length. The Starting Register Number may be any value less than the highest register number available in the attached CPU. It is equal to one less than the number of the first register preset by this request.
- The Number of Registers value is two bytes in length. It must contain a value from 1 to 125 inclusive. The sum of the Starting Register Number and the Number of Registers value must be less than or equal to the highest register number available in the attached CPU. The high order byte of the Starting Register Number and Number of Registers fields is sent as the first byte in each of these fields. The low order byte is the second byte in each of these fields.
- The Byte Count field is one byte in length. It is a binary number from 2 to 250 inclusive. It is equal to the number of bytes in the data field of the preset multiple registers request. Note that the Byte Count is equal to twice the value of the Number of Registers.
- The registers are returned in the Data field in order of number with the lowest number register in the first two bytes and the highest number register in the last two bytes of the Data field. The number of the first register in the Data field is equal to the starting register number plus one. The high order byte is sent before the low order byte of each register.

Response:

• The descriptions of the fields in the response are covered in the query description.

6.3.3.11 Message (17): Report Device Type

Format:



Address	Func 17	Byte Count	Device Type 43	Slave Run Light	Data	Error Check

Normal Response

Figure 39: RTU Report Device Type Message Format

Query:

The Report Device Type query is sent by the master to a slave in order to learn what type of programmable control or other computer it is.

- An Address of zero is not allowed as this cannot be a broadcast request.
- The Function code is 17.

Response:

- The Byte Count field is one byte in length and is equal to 5.
- The Device Type field is one byte in length and is equal to 43 (hexadecimal) for PACSystems
- The Slave Run Light field is one byte in length. The Slave Run Light byte is equal to OFFH if the CPU is in RUN Mode. It is equal to 0 if the CPU is not in RUN Mode.
- The Data field contains three bytes. For PACSystems CPUs, the first byte is the Minor Type, and the remaining bytes are zeroes. The following table lists minor types.

Response Data (Minor Type)	CPU Model ⁴²
02 hex	IC698CPE010
04 hex	IC698CPE020
05 hex	IC698CRE020
06 hex	IC698CPE030
08 hex	IC698CPE040
0A hex	IC695CPE305 IC695CPU310
0C hex	IC695NIU001
10 hex	IC695CPU320
11 hex	IC695CRU320
12 hex	IC695CPE305
18 hex	IC695CPU315

⁴² Does not apply to CPE330, which has no serial ports.

6.3.3.12 Message (22): Mask Write 4x Memory

Modifies the contents of a specified 4*x* register using a combination of an AND mask, an OR mask, and the register's current contents. The function can be used to set or clear individual bits in the register. Broadcast is not supported.

Query:

The query specifies the 4x reference to be written, the data to be used as the AND mask, and the data to be used as the OR mask.

The function's algorithm is:

Result = (Current Contents AND And_Mask) OR (Or_Mask AND And_Mask) For example:

	Hex	Bind	iry
Current Contents	12	0001	0010
And_Mask	F2	1111	0010
Or_Mask	25	0010	0101
And_Mask	0D	0000	1101
Result	17	0001	0111

- **Note:** If the Or_Mask value is zero, the result is simply the logical ANDing of the current contents and And_Mask. If the And_Mask value is zero, the result is equal to the Or_Mask value.
- **Note:** The contents of the register can be read with the Read Holding Registers function (function code 03). They could, however, be changed subsequently as the controller scans its user logic program.
- Example of a Mask Write to register 5 in slave device 17, using the above mask values:

Field Name	Example (Hex)
Slave Address	11
Function	16
Reference Address Hi	00
Reference Address Lo	04
And_Mask Hi	00
And_Mask Lo	F2
Or_Mask Hi	00
Or_Mask Lo	25
Error Check (LRC or CRC)	

Response:

The normal response is an echo of the query. The response is returned after the register has been written.

6.3.3.13 Message (23): Read Write 4x Memory

Performs a combination of one read and one write operation in a single Modbus transaction. The function can write new contents to a group of 4x registers, and then return the contents of another group of 4x registers. Broadcast is not supported.

Query:

The query specifies the starting address and quantity of registers of the group to be read. It also specifies the starting address, quantity of registers, and data for the group to be written. The Byte Count field specifies the quantity of bytes to follow in the Write Data field.

Here is an example of a query to read six registers starting at register 5, and to write three registers starting at register 16, in slave device 17:

Field Name	Example (Hex)
Slave address	11
Function	17
Read Reference Address Hi	00
Read Reference Address Lo	04
Quantity to Read Hi	00
Quantity to Read Lo	06
Write Reference Address Hi	00
Write Reference Address Lo	OF
Quantity to Write Hi	00
Quantity to Write Lo	03
Byte Count	06
Write Data 1 Hi	00
Write Data 1 Lo	FF
Write Data 2 Hi	00
Write Data 2 Lo	FF
Write Data 3 Hi	00
Write Data 3 Lo	FF
Error Check (LRC or CRC)	

Response:

The normal response contains the data from the group of registers that were read. The Byte Count field specifies the quantity of bytes to follow in the Read Data field. Here is an example of a response to the query:

Field Name	Example (Hex)
Slave Address	11
Function	17
Byte Count	0C
Read Data 1 Hi	00
Read Data 1 Lo	FE
Read Data 2 Hi	0A
Read Data 2 Lo	CD
Read Data 3 Hi	00
Read Data 3 Lo	01
Read Data 4 Hi	00
Read Data 4 Lo	03
Read Data 5 Hi	00
Read Data 5 Lo	0D
Read Data 6 Hi	00
Read Data 6 Lo	FF
Error Check (LRC or CRC)	

6.3.3.14 Message (67): Read Scratch Pad Memory

Format:



Query

Address	Func 67	Byte Count	Data			

Normal Response

Figure 40: RTU Read Scratch Pad Memory Message Format

Query:

- An Address of 0 is not allowed as this cannot be a broadcast request.
- The Function Code is equal to 67.
- The Starting Byte Number is two bytes in length and may be any value less than or equal to the highest scratch pad memory address available in the attached CPU as indicated in the table below. The Starting Byte Number is equal to the address of the first scratch pad memory byte returned in the normal response to this request.
- The Number of Bytes value is two bytes in length. It specifies the number of scratch pad memory locations (bytes) returned in the normal response. The sum of the Starting Byte Number and the Number of Bytes values must be less than two plus the highest scratch pad memory address available in the attached CPU. The high order byte of the Starting Byte Number and Number of Bytes fields is sent as the first byte in each of these fields. The low order byte is the second byte in each of the fields.

Response:

- The Byte Count is a binary number from 1 to 256 (0 = 256). It is the number of bytes in the Data field of the normal response.
- The Data field contains the contents of the scratch pad memory requested by the query. The
 scratch pad memory bytes are sent in order of address. The contents of the scratch pad memory
 byte whose address is equal to the Starting Byte Number is sent in the first byte of the Data field.
 The contents of the scratch pad memory byte whose address is equal to one less than the sum of
 the starting byte number and number of bytes values is sent in the last byte of the Data field.

6.3.4 RTU Scratch Pad

The entire scratch pad is updated every time an external READ request is received by the PACSystems RTU slave. All scratch pad locations are *read only*. The scratch pad is a byte-oriented memory type.

	Cield Identifier	Bits							
SP Address	Field Identifier	7	6	5	4	3	2	1	0
00	CPU Run Status	0	0	0	0	See n	ote.43		
01	CPU Command Status	Bit pattern s	same	as SP(00)				
02 03	СРИ Туре	Major ⁴⁴ (in h Minor ⁴⁵ (in h							
04 – 0B	CPU SNP ID	7 ASCII cha	ractei	rs + ter	minatio	on chai	racter	(00h)	
0C 0D	CPU Firmware Revision No.	Major (in BC Minor (in BC							
0E	Communications Management Module	Major							
OF	(CMM) Firmware Revision No.	Minor							
10-11	Reserved	00h							
12	Node Type Identifier	PACSystem	s 43 (l	nexade	ecimal)				
13—15	Reserved	00h							
16	RTU Station Address	1—247 (dec	imal)						
17	Reserved	00h							
18-3346	Sizes of Memory Types								
18—1B	Register Memory	%R size (wo	ords)						
1C-1F	Analog Input Table	%Al size (wo	ords)						
20—23	Analog Output Table	%AO size (w	vords)						
24—27	Input Table	%I size (bits	;)						
28—2B	Output Table	%O size (bit	s)						
2C—2F	Internal Discrete Memory	%M size (bit	ts)						
30—33	User Program Code	The amoun program.	t of pi	rogran	n memo	ory occ	upied	by the	elogic
34—FF	Reserved	00h							

6.3.4.1 RTU Scratch Pad Memory Allocation

⁴³ 0000 = Run_Enabled 0100 = Halted 0101 = Suspended 0010 = Stopped 0001 = Run_Disabled 0110 = Stopped_IO_Enabled

⁴⁴ CPU Major Type Codes: PACSystems 0x43

⁴⁶ Four bytes hold the hexadecimal length of each memory type with the most significant word reserved for future expansion. For example, the default register memory size of 1024 words (0400h) would be returned in the following format:

Word	Least	Significant	Most	Significant	
SP Byte	18	19	1A	1B	
Contains	00	04	00	00	

⁴⁵ PACSystems Minor Types for CPU: refer to Message (17): Report Device Type

6.3.5 Communication Errors

Serial link communication errors are divided into three groups:

- Invalid Query Message
- Serial Link Time Outs
- Invalid Transaction

6.3.5.1 Invalid Query Message

When the communications module receives a query addressed to itself, but cannot process the query, it sends one of the following error responses:

2

Invalid Function Code	1
Invalid Address Field	2
Invalid Data Field	3
Query Processing Failure	4

The format for an error response to a query is as follows:

Address	Exception Func	Error Subcode	Error Check

Figure 41: RTU Error Response Format

The address reflects the address provided on the original request. The exception function code is equal to the sum of the function code of the query plus 128. The error subcode is equal to 1, 2, 3, or 4. The value of the subcode indicates the reason the query could not be processed.

Invalid Function Code Error Response (1)

An error response with a subcode of 1 is called an invalid function code error response. This response is sent by a slave if it receives a query whose function code is not equal to 1-8, 15, 16, 17, or 67.

Note: Starting with Release 6.70 for the RX3i, the invalid function code error response is not used. Instead, undefined and unsupported function codes are ignored, and no response is generated.

Invalid Address Error Response (2)

An error response with a subcode of 2 is called an invalid address error response. This error response is sent in the following cases:

- 1. The Starting Point Number and Number of Points fields specify output points or input points that are not available in the attached CPU (returned for function codes 1, 2, 15).
- 2. The Starting Register Number and Number of Registers fields specify registers that are not available in the attached CPU (returned for function codes 4, 16).
- 3. The Starting Analog Input Number and Analog Input Number fields specify analog inputs that are not available in the attached CPU (returned for function code 3).
- 4. The Point Number field specifies an output point not available in the attached CPU (returned for function code 5).
- 5. The Register Number field specifies a register not available in the attached CPU (returned for function code 6).
- 6. The Analog Input Number field specifies an analog input number not available in the at-attached CPU (returned for function code 3).
- 7. The Diagnostic Code is not equal to 0, 1, or 4 (returned for function code 8).
- 8. The starting Byte Number and Number of Bytes fields specify a scratch pad memory address that is not available in the attached CPU (returned for function code 67).

Invalid Data Value Error Response (3)

An error response with a subcode of 3 is called an invalid data value error response. This response is sent in the following cases:

The first byte of the Data field is not equal to 0 or 255 (FFh) or the second byte of the Data field is not equal to 0 for the Force Single Output Request (Function Code 5) or the initiate communication restart request (function code 8, diagnostic code 1). The two bytes of the Data field are not both equal to 0 for the Force Listen-Only request (Function Code 8, Diagnostic Code 4). This response is also sent when the data length specified by the Memory Address field is longer than the data received.

Query Processing Failure Error Response (4)

An error response with a subcode of 4 is called a query processing failure response. This error response is sent by a RTU device if it properly receives a query but communication between the associated CPU and the CMM fails.

6.3.5.2 Serial Link Timeout

The only cause for a RTU device to timeout is if an interruption to a data stream of 4 character times occurs while a message is being received. If this occurs the message is considered to have terminated and no response will be sent to the master. There are certain timing considerations due to the characteristics of the slave that should be taken into account by the master. After sending a query message, the master should wait an appropriate amount of time for slave turnaround before assuming that the slave did not respond to the request. Slave turnaround time is affected by the Controller Communications Window time and the CPU sweep time, as described in *RTU Slave Turnaround Time*.

6.3.5.3 Invalid Transactions

If an error occurs during transmission that does not fall into the category of an invalid query message or a serial link time-out, it is known as an invalid transaction. Types of errors causing an invalid transaction include:

- Bad CRC.
- The data length specified by the Memory Address field is longer than the data received.
- Framing or overrun errors.
- Parity errors.

If an error in this category occurs when a message is received by the slave serial port, the slave does not return an error message; rather the slave ignores the incoming message, treating the message as though it was not intended for it.

6.3.6 RTU Slave/SNP Slave Operation with Programmer Attached

A port that has been configured for RTU Slave protocol can switch to SNP protocol if an SNP master such as a programmer begins communicating to the port. The programmer must use the same serial communications parameters (baud rate, parity, stop bits, etc.) as the currently active RTU Slave protocol for it to be recognized. When the CPU recognizes the SNP master, the CPU removes the RTU Slave protocol from the port and installs SNP Slave as the active protocol.

The SNP protocol that is installed in this case has the following fixed characteristics:

- The SNP ID is set to blank. Therefore the SNP master must use a blank ID in the SNP attach message. This also means that this capability is only useful for point-to-point connections.
- The turnaround time is set to 0ms.
- The idle timeout is set to 10 seconds.

After the programmer is removed, there is a slight delay (equal to the idle timeout) before the CPU recognizes its absence. During this time, no messages are processed on the port. The CPU detects removal of the programmer as an SNP Slave protocol timeout. Therefore, it is important to be careful when disabling timeouts used by the SNP Slave protocol.

When the CPU recognizes the programmer disconnect, it reinstalls RTU Slave protocol unless a new protocol has been configured in the meantime. In that case, the CPU installs the new protocol instead.

Example

- 1. COM1 is running RTU Slave protocol at 9600 baud.
- 2. A programmer is attached to COM1. The programmer is using 9600 baud.
- 3. The CPU installs SNP Slave on COM1 and the programmer communicates normally.
- 4. The programmer stores a new configuration to COM1. The new configuration sets the port for SNP Slave at 4800 baud (it will not take effect until the port loses communications with the programmer).
- 5. When the CPU loses communications with the programmer, the new configuration takes effect.

6.4 SNP Slave Protocol

PACSystems CPUs can communicate with Machine Edition software through either COM1 or COM2 using SNP slave protocol.

CPU COM1 is wired as an RS-232 Data Communications Equipment (DCE) port, and can be connected directly using straight-through cable to one of the serial ports of a PC running Machine Edition or other SNP master software.

CPU COM2 is wired for RS-485. If the SNP master does not have an RS-485 port, an RS-485/RS-232 converter is required. The RX3i can use converter IC690ACC901, which uses +5Vdc from the serial port. The RX7i CPU COM2 does not support IC690ACC901 and requires an externally powered converter.

PACSystems provides the *break free* version of SNP, so that the SNP master does not need to issue a break signal as part of the SNP attach sequence. However, the CPU responds appropriately if a break signal is detected, by resetting the protocol to wait for another attach sequence from the master.

PACSystems supports both point-to-point connections (single master/single slave) and multi-drop connections (single master/multiple slaves).

For details on SNP protocol, refer to the Series 90 PLC Serial Communications User's Manual, GFK-0582.

6.4.1 Permanent Datagrams

Permanent datagrams survive after the SNP session that created them has been terminated. This allows an SNP master device to periodically retrieve datagram data from a number of different controllers on a multi-drop link, without the master having to establish and write the datagram each time it reconnects to the controller.

The maximum number of permanent datagrams that can be established is 32. When this limit is reached, additional requests to establish datagrams are denied. One or more of the permanent datagrams will need to be cancelled before others can be established. Since the permanent datagrams are not automatically deleted when the SNP session is terminated, this limit prevents an inordinate amount of these datagrams from being established.

Permanent datagrams do not survive a power-cycle.

6.4.2 Communication Requests (COMMREQs) for SNP

The PACSystems serial ports COM1 and COM2 currently do not provide SNP Master service, nor do they support COMMREQ functions for SNP commands. However, those COMMREQ functions can be used with PCM/CMM modules that are configured to provide SNP service. For more information, refer to the Series 90 PLC Serial Communications User's Manual, GFK-0582.

Appendix A Performance Data

This appendix contains instruction and overhead timing collected for each PACSystems CPU module. This timing information can be used to predict CPU sweep times. The information in this appendix is organized as follows:

- Boolean Execution Times
- Instruction Timing
- Overhead Sweep Impact Times

A-1 Boolean Execution Times

Boolean execution times for contacts and coils depend on several factors, including the CPU model, the type of reference address associated with the contact/coil, and whether the address is used directly or passed as a parameter. To help compare Boolean performance across PACSystems CPUs, average time measurements are presented below for each CPU model.

The measurements are for these three categories:

- **Simple address:** Boolean with a simple reference address that is known at compile/validation time. For example, a symbolic variable, or a mapped variable, such as %100001, or a Boolean from an array that is indexed by a constant, such as BoolArray[3].
- **Complex address:** Boolean with a complex address that requires run-time computation to resolve. For example, a Boolean from an array that is indexed by a variable, such asBoolArray[j].
- **Passed as parameter:** Boolean within a parameterized block or UDFB, where the reference address of the Boolean is passed as a parameter to the block. The measurement covers the Boolean execution time within the block, but does not include the time to compute the reference address before passing it to the block.

CPU Model	Boolean Category					
CPO Model	Simple Address	Complex Address	Passed as Parameter			
CPU310	0.253	1.371 0.467				
CPE310	0.103	0.512	0.203			
CPE305	0.102	0.513	0.203			
CPU320 / CPU315	0.053	0.272	0.113			
CRU320	0.055	0.272	0.111			
CPE010	0.244	1.329	0.469			
CPE020	0.095	0.543 0.198				
CRE020	0.096	0.556	0.194			
CPE030	0.087	0.450	0.183			
CRE030	0.090	0.451	0.184			
CPE040	0.029	0.150	0.061			
CRE040	0.029	0.149 0.061				

A-1.1 Boolean Execution Measurements (ms per 1000 Boolean executions)⁴⁷

⁴⁷ Measured with CPU firmware version 7.18.

A-2 Instruction Timing

A-2.1 Overview

The tables in this section list the execution and incremental times in microseconds (μ s) for each function supported by the PACSystems CPUs. Two execution times are shown for each instruction.

Execution Time	Description
Enabled	Time in μs required to execute the function or function block when power flows into the function with valid inputs.
Disabled	Time in μ s required to execute the function when it is not enabled.

Notes:

- All times represent typical execution time. Times may vary with input and error conditions.
- Enabled time is for single length units of word-oriented memory.
- COMMREQ time was measured between CPU and Ethernet module with NOWAIT option.
- DOIO time was measured using a discrete output module.
- Timers are updated each time they are encountered in the logic by the amount of time consumed by the last sweep.
- Performance times for the BUS_functions were measured on the RX7i using a Series 90-70 Genius Bus Controller, and on the RX3i using an RMX128 Redundancy Memory Xchange Module.
- Performance times for all redundancy (CRE and CRU) CPUs were measured with ECC enabled.
- Due to a change in caching, measured times for some instructions changed for release 6.0 as compared to releases 5.0/5.1. It was found that increases in some instructions were offset by decreases in other instructions, so that no effective net change was observed.

A-2.2 CPU Version Information

The instruction execution and incremental times were obtained by testing the following CPU versions:

	Model	Firmware Version	
All instructions	IC695CPE305/CPE310	7.10	
except as listed below	IC695CPU310/CPU315	6.0	
	IC695CPU320/IC695CRU32048	7.18	
	IC698CPE010/CPE020	6.0	
	IC698CRE020	6.0 (with ECC enabled)	
	IC698CPE030/CPE040	6.0	
	IC698CRE030/CRE040	6.0 (with ECC enabled)	

MOVE_UINT	CPE010/020	3.5
	CRE02048	2.04 (with ECC enabled)

SVC_REQs for Redundancy	IC695CRU32048	6.0 (with ECC enabled)
-------------------------	---------------	------------------------

TON, TOF, TP Instructions	CPU310/CPU315/CPU320, CRU320	5.7	
	CPE010/CPE030/CPE040	3.6	
	CRE030/CRE04048	3.6 (with ECC enabled)	

Instructions for PACMotion	CPU315/CPU320	5.6
	CPU310	6.0

⁴⁸ Due to Error Checking and Correction (ECC), Redundant CPU times are approximately 5% slower, on average, than the equivalent Non-Redundant CPU.

A-2.3 RX3i Instruction Times

	CPE305 /	CPE310	CPU	310	CPU	315/	CPU320/	CRU32049	
Instruction	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)	
Bit Operation									
AND_WORD	1.47	0.51	3.40	1.45	0.84	0.46	0.911	0.382	
AND_DWORD	1.433	0.44	3.50	1.46	0.84	0.46	0.968	0.378	
OR_WORD	1.332	0.44	3.40	1.50	0.84	0.47	0.891	0.437	
OR_DWORD	1.387	0.45	3.63	1.51	0.89	0.47	0.919	0.375	
XOR_WORD	1.347	0.46	3.37	1.44	0.86	0.46	0.908	0.375	
XOR_DWORD	1.391	0.47	3.46	1.45	0.83	0.46	0.866	0.388	
NOT_WORD	1.089	0.40	2.97	1.29	0.64	0.42	0.659	0.274	
NOT_DWORD	1.03	0.37	2.93	1.32	0.67	0.40	0.662	0.282	
MCMP_WORD	2.477	0.80	5.58	2.29	1.51	0.61	1.668	0.605	
MCMP_DWORD	2.385	0.74	5.61	2.20	1.50	0.63	1.682	0.636	
SHL_WORD	1.921	0.84	4.52	2.39	1.15	0.56	1.275	0.633	
SHL_DWORD	1.903	0.77	4.54	2.44	1.12	0.56	1.321	0.665	
SHR_WORD	1.875	0.76	5.15	2.43	1.18	0.57	1.26	0.614	
SHR_DWORD	1.864	0.78	4.69	2.45	1.14	0.57	1.24	0.616	
ROL_WORD	1.176	0.48	2.99	1.50	0.68	0.46	0.735	0.431	
ROL_DWORD	1.125	0.42	3.22	1.53	0.64	0.46	0.773	0.402	
ROR_WORD	1.105	0.41	2.91	1.43	0.66	0.46	0.704	0.431	
ROR_DWORD	1.116	0.43	2.87	1.44	0.71	0.46	0.711	0.384	
BTST_WORD	1.333	0.45	3.22	1.27	0.71	0.35	0.693	0.314	
BTST_DWORD	1.265	0.39	3.09	1.26	0.71	0.34	0.73	0.321	
BSET_WORD	0.897	0.35	2.38	1.17	0.59	0.30	0.635	0.293	
BSET_DWORD	0.88	0.37	2.36	1.14	0.58	0.30	0.635	0.293	
BCLR_WORD	0.849	0.35	2.39	1.14	0.59	0.30	0.659	0.316	
BCLR_DWORD	0.86	0.33	2.45	1.19	0.59	0.30	0.623	0.291	
BPOS_WORD	1.719	0.47	4.03	1.33	0.80	0.23	1.024	0.309	
BPOS_DWORD	1.941	0.40	4.83	1.31	0.96	0.22	1.302	0.324	
Relational		_	-			_			
CMP_INT	1.623	0.41	3.52	1.16	0.89	0.33	1.11	0.363	
CMP_DINT	1.552	0.38	3.54	1.19	0.91	0.34	1.143	0.393	
CMP_REAL	1.619	0.39	3.63	1.20	0.94	0.35	1.146	0.362	
CMP_LREAL	1.835	0.44	3.92	1.13	1.08	0.34	1.227	0.361	
CMP_UINT	1.485	0.39	3.50	1.17	0.93	0.33	1.097	0.361	
EQ_DATA	-	-	10.63	7.98	2.37	1.29			
EQ_DATA_INPUTREF	2.247	0.12					1.55	0.448	
EQ_DATA_AXISREF	2.377	0.32					1.616	0.491	
EQ_DINT	1.074	0.29	2.32	0.96	0.65	0.24	0.737	0.277	

⁴⁹ Due to Error Checking and Correction (ECC), Redundant CPU times are approximately 5% slower, on average, than the equivalent Non-Redundant CPU.

	CPE305 /0	CPE310	CPU:	310	CPU	315/	CPU320/ (CRU32049
Instruction	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)
EQ_INT	1.123	0.36	2.45	0.96	0.66	0.24	0.69	0.276
EQ_LREAL	1.174	0.37	2.88	1.07	0.78	0.26	0.832	0.282
EQ_REAL	1.05	0.30	2.38	0.96	0.66	0.26	0.677	0.328
EQ_UINT	1.01	0.31	2.37	0.96	0.65	0.25	0.659	0.269
NE_INT	1.03	0.32	2.29	0.98	0.64	0.24	0.715	0.292
NE_DINT	1.074	0.33	2.37	1.00	0.66	0.24	0.718	0.269
NE_UINT	1.14	0.34	2.39	0.96	0.66	0.24	1.029	0.583
NE_REAL	1.076	0.32	2.35	0.95	0.67	0.25	0.863	0.408
NE_LREAL	1.142	0.35	2.87	1.04	0.79	0.26	0.926	0.279
GT_INT	1.035	0.31	2.49	0.98	0.66	0.25	0.703	0.269
GT_DINT	1.018	0.31	2.34	1.01	0.65	0.24	0.714	0.268
GT_REAL	1.057	0.31	2.36	0.94	0.65	0.24	0.714	0.269
GT_LREAL	1.146	0.36	2.82	1.02	0.77	0.27	0.893	0.324
GT_UINT	1.048	0.31	2.37	0.95	0.66	0.24	0.714	0.27
GE_INT	1.017	0.31	2.44	0.93	0.68	0.24	0.682	0.269
GE_DINT	1.082	0.32	2.43	1.01	0.66	0.24	0.675	0.284
GE_REAL	1.075	0.32	2.35	0.94	0.66	0.26	0.678	0.266
GE_LREAL	1.154	0.34	2.85	1.04	0.77	0.26	0.817	0.282
GE_UINT	1.03	0.32	2.44	1.03	0.67	0.24.	0.677	0.272
LT_INT	1.049	0.32	2.53	1.02	0.64	0.24	0.712	0.281
LT_DINT	1.08	0.33	2.37	1.05	0.65	0.25	0.72	0.269
LT_REAL	1.044	0.32	2.37	0.97	0.64	0.25	0.873	0.409
LT_LREAL	1.139	0.35	2.81	1.01	0.77	0.26	0.882	0.299
LT_UINT	1.087	0.31	2.41	0.95	0.65	0.24	0.71	0.271
LE_INT	1.123	0.32	2.46	0.99	0.69	0.25	0.678	0.269
LE_DINT	1.014	0.31	2.33	1.03	0.65	0.25	0.665	0.27
LE_UINT	1.045	0.32	2.44	1.02	0.64	0.24	0.683	0.283
LE_REAL	1.03	0.31	2.34	1.00	0.65	0.25	0.676	0.27
LE_LREAL	1.136	0.35	2.78	0.98	0.77	0.26	0.818	0.291
Conversion								
BCD-4 to INT	0.933	0.30	2.17	1.00	0.55	0.23	0.544	0.25
DINT to INT	0.694	0.30	1.90	0.98	0.55	0.21	0.507	0.247
UINT to INT	0.736	0.30	2.04	0.94	0.49	0.20	0.583	0.234
BCD-8 to DINT	0.889	0.28	2.58	0.97	0.62	0.21	0.612	0.235
INT to DINT	0.672	0.29	1.88	0.2	0.51	0.21	0.567	0.232
UINT to DINT	0.771	0.32	1.90	0.96	0.63	0.21	0.591	0.227
INT to UINT	0.724	0.30	1.93	0.93	0.62	0.21	0.551	0.251
DINT to UINT	0.674	0.30	1.92	1.06	0.50	0.21	0.517	0.248
BCD-4 to UINT	0.792	0.35	2.18	1.04	0.55	0.22	0.603	0.247
INT to BCD-4	0.922	0.30	2.19	0.93	0.61	0.22	0.596	0.239
UINT to BCD-4	0.853	0.30	2.17	0.94	0.67	0.22	0.644	0.229
DINT to BCD-8	0.849	0.30	2.35	1.03	0.62	0.21	0.63	0.235

	PE310	CPU3	10	CFU.	315/		RU320 ⁴⁹
Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)
0.922	0.31	2.43	1.00	0.66	0.21	0.665	0.23
0.882	0.30	2.37	0.99	0.63	0.21	0.637	0.239
0.697	0.31	2.10	0.95	0.52	0.21	0.555	0.224
0.877	0.30	2.42	0.99	0.64	0.21	0.638	0.24
0.707	0.31	2.00	0.98	0.49	0.22	0.521	0.255
0.724	0.31	1.87	0.95	0.55	0.23	0.595	0.239
0.773	0.30	1.95	1.02	0.56	0.21	0.516	0.231
0.741	0.36	2.06	1.02	0.50	0.20	0.584	0.248
0.757	0.34	1.77	0.73	0.45	0.19	0.515	0.16
0.776	0.35	1.84	0.83	0.52	0.19	0.516	0.167
0.749	0.28	1.90	1.01	0.55	0.21	0.515	0.24
0.901	0.34	2.33	0.94	0.64	0.23	0.63	0.249
0.703	0.28	1.91	0.97	0.59	0.21	0.515	0.25
0.789	0.32	2.33	0.94	0.64	0.23	0.636	0.256
0.852	0.30	2.30	1.03	0.56	0.20	0.692	0.301
0.996	0.30	2.62	0.94	0.66	0.20	0.661	0.25
0.869	0.33	2.67	1.03	0.63	0.20	0.673	0.23
0.666	0.30	2.25	1.01	0.54	0.21	0.549	0.224
	1						
0.796	0.29	1.96	0.96	0.45	0.19	0.528	0.223
0.175	0.15	1.14	4.14	0.90	0.89		
1.162	0.41	3.00	1.37	0.67	0.25	0.861	0.245
0.864	0.37	2.21	1.32	0.47	0.43	0.533	0.292
0.857	0.38	2.21	1.33	0.48	0.44		
-	-	-	-	-	-	0.523	0.305
0.919	0.44	2.15	1.25	0.48	0.41	0.551	0.298
							0.293
							0.354
							0.297
-	-					-	-
2.094	0.34			-	-	2.077	0.384
				-	-		0.376
				2.60	1.66		0.544
				-	-		0.587
				2.60	1.66		0.544
							0.544
							0.511
							0.517
							0.541
							0.511
							0.528
							0.531
	0.922 0.882 0.697 0.707 0.707 0.724 0.773 0.741 0.757 0.776 0.749 0.901 0.703 0.749 0.901 0.703 0.789 0.852 0.996 0.869 0.666 0.796 0.175 1.162	0.922 0.31 0.882 0.30 0.697 0.31 0.877 0.30 0.707 0.31 0.724 0.31 0.724 0.31 0.773 0.30 0.741 0.36 0.757 0.34 0.760 0.35 0.741 0.36 0.757 0.34 0.760 0.35 0.749 0.28 0.901 0.34 0.703 0.28 0.789 0.32 0.852 0.30 0.869 0.33 0.666 0.30 0.869 0.33 0.666 0.30 0.796 0.29 0.175 0.15 1.162 0.41 0.864 0.37 0.857 0.38 - - 0.919 0.44 0.884 0.36 0.884 0.36	0.922 0.31 2.43 0.882 0.30 2.37 0.697 0.31 2.10 0.877 0.30 2.42 0.707 0.31 1.87 0.724 0.31 1.87 0.773 0.30 1.95 0.741 0.36 2.06 0.757 0.34 1.77 0.760 0.35 1.84 0.749 0.28 1.90 0.901 0.34 2.33 0.703 0.28 1.91 0.789 0.32 2.33 0.852 0.30 2.62 0.869 0.33 2.67 0.666 0.30 2.25 0.796 0.29 1.96 0.175 0.15 1.14 1.162 0.41 3.00 0.864 0.37 2.21 0.857 0.38 2.21 - - - 0.919 0.44 2.15	0.922 0.31 2.43 1.00 0.882 0.30 2.37 0.99 0.697 0.31 2.10 0.95 0.877 0.30 2.42 0.99 0.707 0.31 2.00 0.98 0.724 0.31 1.87 0.95 0.773 0.30 1.95 1.02 0.741 0.36 2.06 1.02 0.757 0.34 1.77 0.73 0.760 0.35 1.84 0.83 0.749 0.28 1.90 1.01 0.901 0.34 2.33 0.94 0.703 0.28 1.91 0.97 0.789 0.32 2.33 0.94 0.852 0.30 2.62 0.94 0.869 0.33 2.67 1.03 0.666 0.30 2.25 1.01 0.796 0.29 1.96 0.96 0.175 0.15 1.14 4.14	0.922 0.31 2.43 1.00 0.66 0.882 0.30 2.37 0.99 0.63 0.697 0.31 2.10 0.95 0.52 0.877 0.30 2.42 0.99 0.64 0.707 0.31 1.87 0.95 0.55 0.773 0.30 1.95 1.02 0.56 0.741 0.36 2.06 1.02 0.50 0.757 0.34 1.77 0.73 0.45 0.764 0.35 1.84 0.83 0.52 0.749 0.28 1.90 1.01 0.55 0.901 0.34 2.33 0.94 0.64 0.703 0.28 1.91 0.97 0.59 0.789 0.32 2.33 0.94 0.66 0.852 0.30 2.62 0.94 0.66 0.869 0.33 2.67 1.03 0.63 0.666 0.30 2.25 1.01 </td <td>0.922 0.31 2.43 1.00 0.66 0.21 0.882 0.30 2.37 0.99 0.63 0.21 0.697 0.31 2.10 0.95 0.52 0.21 0.877 0.30 2.42 0.99 0.64 0.21 0.707 0.31 2.00 0.98 0.49 0.22 0.724 0.31 1.87 0.95 0.55 0.23 0.773 0.30 1.95 1.02 0.56 0.21 0.741 0.36 2.06 1.02 0.50 0.20 0.757 0.34 1.77 0.73 0.45 0.19 0.749 0.28 1.90 1.01 0.55 0.21 0.901 0.34 2.33 0.94 0.64 0.23 0.703 0.28 1.91 0.97 0.59 0.21 0.789 0.32 2.33 0.94 0.66 0.20 0.852 0.30 2.</td> <td>0.922 0.31 2.43 1.00 0.66 0.21 0.665 0.882 0.30 2.37 0.99 0.63 0.21 0.637 0.697 0.31 2.10 0.95 0.52 0.21 0.555 0.877 0.30 2.42 0.99 0.64 0.21 0.638 0.707 0.31 2.00 0.98 0.49 0.22 0.521 0.724 0.31 1.87 0.95 0.55 0.23 0.595 0.773 0.30 1.95 1.02 0.56 0.21 0.516 0.741 0.36 2.06 1.02 0.50 0.20 0.584 0.757 0.34 1.77 0.73 0.45 0.19 0.515 0.749 0.28 1.90 1.01 0.55 0.21 0.515 0.790 0.32 2.33 0.94 0.64 0.23 0.636 0.852 0.30 2.62 0.94 0.66</td>	0.922 0.31 2.43 1.00 0.66 0.21 0.882 0.30 2.37 0.99 0.63 0.21 0.697 0.31 2.10 0.95 0.52 0.21 0.877 0.30 2.42 0.99 0.64 0.21 0.707 0.31 2.00 0.98 0.49 0.22 0.724 0.31 1.87 0.95 0.55 0.23 0.773 0.30 1.95 1.02 0.56 0.21 0.741 0.36 2.06 1.02 0.50 0.20 0.757 0.34 1.77 0.73 0.45 0.19 0.749 0.28 1.90 1.01 0.55 0.21 0.901 0.34 2.33 0.94 0.64 0.23 0.703 0.28 1.91 0.97 0.59 0.21 0.789 0.32 2.33 0.94 0.66 0.20 0.852 0.30 2.	0.922 0.31 2.43 1.00 0.66 0.21 0.665 0.882 0.30 2.37 0.99 0.63 0.21 0.637 0.697 0.31 2.10 0.95 0.52 0.21 0.555 0.877 0.30 2.42 0.99 0.64 0.21 0.638 0.707 0.31 2.00 0.98 0.49 0.22 0.521 0.724 0.31 1.87 0.95 0.55 0.23 0.595 0.773 0.30 1.95 1.02 0.56 0.21 0.516 0.741 0.36 2.06 1.02 0.50 0.20 0.584 0.757 0.34 1.77 0.73 0.45 0.19 0.515 0.749 0.28 1.90 1.01 0.55 0.21 0.515 0.790 0.32 2.33 0.94 0.64 0.23 0.636 0.852 0.30 2.62 0.94 0.66

	CPE305 /0	CPE310	CPU3	310	CPU	315/	CPU320/ C	RU320 49
Instruction	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)
DATA_INIT_ASCII	0.432	0.45	0.89	1.25	0.20	0.35	0.176	0.236
DATA_INIT_COMM	0.37	0.36	1.03	1.20	0.22	0.34	0.196	0.221
DATA_INIT_DLAN	0.433	0.39	1.33	1.32	0.33	0.35	0.254	0.238
DATA_INIT_DINT	0.313	0.37	0.89	1.21	0.21	0.33	0.169	0.24
DATA_INIT_DWORD	0.313	0.36	0.97	1.26	0.21	0.34	0.172	0.221
DATA_INIT_INT	0.343	0.38	0.94	1.27	0.20	0.33	0.178	0.231
DATA_INIT_REAL	0.344	0.38	0.91	1.22	0.21	0.35	0.172	0.248
DATA_INIT_LREAL	0.468	0.41	0.96	1.18	0.18	0.34	0.183	0.248
DATA_INIT_WORD	0.342	0.36	0.97	1.27	0.20	0.34	0.179	0.219
DATA_INIT_UINT	0.419	0.37	0.93	0.9	0.21	0.35	0.16	0.254
SWAP_WORD	0.976	0.36	2.67	1.24	0.58	0.41	0.616	0.291
SWAP_DWORD	1.008	0.38	2.75	1.29	0.59	0.41	0.62	0.308
SHFR_BIT	2.461	1.11	6.52	2.88	1.45	0.64	1.621	0.705
SHFR_WORD	2.441	1.49	7.13	4.94	1.94	1.40	2.072	1.51
SHFR_DWORD	2.403	1.48	7.16	4.91	2.00	1.42	2.127	1.493
Data Table								
SORT_INT	15.58	0.40	36.56	1.25	9.89	0.42	9.743	0.295
SORT_UINT	15.436	0.35	36.49	1.24	9.86	0.42	9.628	0.296
SORT_WORD	15.516	0.36	36.46	1.26	9.87	0.42	9.613	0.332
TBLRD_INT	1.299	0.47	3.49	1.23	0.88	0.33	0.968	0.402
TBLRD_DINT	1.21	0.44	3.58	1.27	0.90	0.33	0.887	0.345
TBLWRT_INT	1.71	0.53	4.02	1.53	1.03	0.41	1.06	0.388
TBLWRT_DINT	1.599	0.48	3.94	1.52	1.03	0.42	1.113	0.391
FIFORD_INT	1.67	0.54	4.04	1.68	0.92	0.41	0.931	0.405
FIFORD_DINT	1.627	0.55	4.00	1.69	0.92	0.41	0.927	0.408
FIFOWRT_INT	1.189	0.32	3.06	1.21	0.83	0.30	0.838	0.358
FIFOWRT_DINT	1.197	0.31	3.05	1.19	0.84	0.30	0.836	0.278
LIFORD_INT	1.563	0.54	3.83	1.69	0.87	0.41	0.887	0.403
LIFORD_DINT	1.508	0.54	3.81	1.64	0.87	0.41	0.886	0.403
LIFOWRT_INT	1.211	0.33	3.06	1.18	0.83	0.30	0.836	0.278
LIFOWRT_DINT	1.194	0.35	3.05	1.19	0.83	0.32	0.837	0.284
LIFOWRT_DWORD	1.2	0.34	3.06	1.18	0.83	0.30	0.838	0.293
Array								
ARRAY_MOVE_BIT	1.787	0.69	4.62	2.03	0.91	0.51	0.984	0.504
ARRAY_MOVE_BYTE	1.385	0.57	3.62	1.84	0.78	0.57	0.927	0.49
ARRAY_MOVE_WORD	1.335	0.59	3.67	1.92	0.80	0.57	0.858	0.556
ARRAY_MOVE_DWORD	1.346	0.59	3.61	1.85	0.80	0.58	0.86	0.49
ARRAY_MOVE_DINT	1.368	0.59	3.62	1.94	0.80	0.57	0.856	0.491
ARRAY_MOVE_INT	1.357	0.61	3.72	1.99	0.80	0.57	0.868	0.496
ARRAY_MOVE_UINT	1.408	0.61	3.61	1.87	0.79	0.58	0.88	0.491
SRCH_BYTE	1.8	0.63	4.35	1.86	1.04	0.46	1.254	0.487
SRCH_WORD	1.666	0.57	4.05	1.81	1.02	0.46	1.306	0.508

	CPE305 /0	CPE310	CPU	310	CPU	315/	CPU320/ C	CRU32049
Instruction	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)
SRCH_DWORD	1.721	0.57	4.17	1.82	1.12	0.46	1.245	0.531
ARRAY_RANGE_WORD	1.715	0.59	4.16	1.77	1.00	0.42	1.159	0.419
ARRAY_RANGE_DWORD	1.714	0.53	4.43	1.78	1.21	0.42	1.209	0.417
ARRAY_RANGE_DINT	1.724	0.54	4.47	1.83	1.16	0.43	1.171	0.419
ARRAY_RANGE_INT	1.647	0.53	4.69	1.85	1.16	0.41	1.185	0.404
ARRAY_RANGE_UINT	1.706	0.55	4.17	1.84	1.11	0.41	1.162	0.406
Math								
ADD_INT	0.932	0.41	2.08	1.19	0.70	0.30	0.796	0.28
ADD_DINT	0.841	0.35	2.22	1.17	0.63	0.31	0.825	0.272
ADD_REAL	0.819	0.34	2.12	1.13	0.61	0.32	0.751	0.327
ADD_LREAL	0.962	0.38	3.09	1.20	0.75	0.31	0.94	0.299
ADD_UINT	0.801	0.34	2.08	1.14	0.64	0.30	0.717	0.259
SUB_INT	0.805	0.34	2.08	1.15	0.66	0.30	0.729	0.258
SUB_DINT	0.846	0.33	2.17	1.13	0.64	0.30	0.75	0.258
SUB_REAL	0.826	0.34	2.17	1.18	0.62	0.31	0.743	0.26
SUB_LREAL	0.998	0.40	2.81	1.27	0.81	0.31	0.958	0.3
MUL_INT	0.822	0.34	2.21	1.13	0.64	0.30	0.727	0.258
MUL_DINT	0.883	0.35	2.20	1.20	0.63	0.31	0.765	0.255
MUL_REAL	0.86	0.35	2.13	1.14	0.57	0.31	0.752	0.265
MUL_LREAL	0.97	0.39	3.03	1.44	0.75	0.33	0.94	0.29
MUL_MIXED	0.913	0.37	2.06	1.19	0.64	0.31	0.823	0.275
MUL_UINT	0.8	0.34	2.42	1.18	0.65	0.30	0.728	0.259
DIV_INT	0.913	0.35	2.35	1.19	0.64	0.30	0.74	0.268
DIV_DINT	0.904	0.36	2.45	1.21	0.64	0.31	0.77	0.281
DIV_REAL	0.894	0.34	2.39	1.13	0.69	0.30	0.761	0.258
DIV_LREAL	1.012	0.39	2.93	1.20	0.79	0.31	0.962	0.279
DIV_MIXED	1.00	0.34	2.45	1.15	0.67	0.30	0.788	0.259
MOD_INT	0.903	0.35	2.36	1.23	0.69	0.31	0.762	0.278
MOD_DINT	0.904	0.35	2.30	1.18	0.64	0.31	0.742	0.277
MOD_UINT	0.82	0.35	2.23	1.19	0.71	0.31	0.83	0.261
ABS_INT	0.728	0.29	1.96	0.91	0.51	0.23	0.555	0.241
ABS_DINT	0.717	0.29	1.99	0.91	0.56	0.23	0.528	0.241
ABS_REAL	0.751	0.28	2.12	0.96	0.56	0.21	0.521	0.239
ABS_LREAL	0.875	0.38	2.54	1.01	0.62	0.22	0.678	0.24
SCALE_INT	1.12	0.58	3.07	1.54	0.85	0.44	0.931	0.437
SCALE_DINT	1.263	0.56	2.65	1.51	0.71	0.51	0.991	0.429
SCALE_UINT	1.067	0.55	2.70	1.50	0.71	0.49	0.9	0.404
SQRT_INT	0.905	0.26	2.36	0.93	0.63	0.21	0.618	0.24
SQRT_DINT	0.906	0.33	2.86	0.93	0.69	0.21	0.742	0.24
SQRT_REAL	0.812	0.28	2.15	0.92	0.55	0.23	0.592	0.293
SQRT_LREAL	0.897	0.30	2.60	1.02	0.65	0.22	0.644	0.244

	CPE305 /	CPE310	CPU	310	CPU	315/	CPU320/ (CRU32049
Instruction	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)
Trigonometric								
SIN_REAL	1.031	0.28	2.48	0.92	0.61	0.22	0.628	0.239
SIN_LREAL	1.063	0.35	2.97	1.02	0.74	0.22	0.74	0.294
COS_REAL	0.988	0.28	2.41	0.93	0.67	0.21	0.616	0.239
COS_LREAL	1.04	0.28	2.93	1.02	0.75	0.21	0.736	0.235
TAN_REAL	1.156	0.28	2.53	0.92	0.63	0.21	0.635	0.24
TAN_LREAL	1.086	0.32	3.03	1.02	0.83	0.22	0.776	0.236
ASIN_REAL	1.096	0.28	2.80	0.98	0.73	0.21	0.743	0.24
ASIN_LREAL	1.127	0.49	3.23	1.00	0.88	0.21	0.835	0.223
ACOS_REAL	1.096	0.28	2.80	0.98	0.73	0.21	0.743	0.24
ACOS_LREAL	1.221	0.33	3.27	0.99	0.88	0.21	0.845	0.239
ATAN_REAL	1.013	0.29	2.56	1.03	0.67	0.23	0.63	0.256
ATAN_LREAL	0.992	0.31	2.88	1.00	0.76	0.21	0.719	0.24
Logarithmic		•	•			•	•	-
LOG_REAL	0.977	0.29	2.46	0.99	0.65	0.21	0.641	0.241
LOG_LREAL	1.052	0.30	3.25	0.95	0.73	0.21	0.733	0.223
LN_REAL	1	0.30	2.46	0.97	0.65	0.22	0.66	0.287
LN_LREAL	1.05	0.33	3.14	1.01	0.75	0.22	0.744	0.239
EXPT_REAL	1.568	0.36	3.75	1.29	0.88	0.31	0.988	0.246
EXPT_LREAL	1.114	0.39	3.35	1.31	0.72	0.30	0.727	0.277
EXP_REAL	0.91	0.29	2.26	0.97	0.61	0.23	0.612	0.254
EXP_LREAL	0.966	0.34	2.85	1.1	0.76	0.23	0.698	0.232
PID	•				1		1	
PIDISA	2.862	2.54	6.80	6.14	1.52	1.43	1.74	1.468
PIDIND	2.701	2.46	6.83	6.16	1.51	1.39	1.784	1.495
Range		•	•			•	•	-
RANGE_INT	1.424	0.62	3.57	2.09	0.85	0.47	1.055	0.615
RANGE_DINT	1.341	0.57	3.28	1.85	0.85	0.47	0.952	0.463
RANGE_DWORD	1.363	0.59	3.39	1.84	0.85	0.47	0.911	0.482
Timers		•	•			•	•	-
ONDTR	1.918	1.52	4.91	3.81	1.11	0.83	1.104	0.807
OFDT	1.756	1.56	4.70	4.22	1.03	0.87	1.027	0.838
TMR	1.797	1.58	4.69	4.21	1.04	0.88	1.031	0.838
TOF	2.986	1.951	7.8	4.7	1.8	1.2	1.803	1.107
TON	2.262	1.912	7.4	4.5	1.8	1.1	1.357	1.108
TP	2.312	1.909	7.5	4.5	1.8	1.2	1.422	1.11
Counters	1		•			•	4	
UPCTR	1.851	1.69	4.24	4.28	0.96	0.92	0.899	0.907
DNCTR	1.668	1.68	4.20	4.23	0.94	0.93	0.903	0.896

	CPE305 /0	CPE310	CPU:	310	CPU	315/	CPU320/ C	RU320 49
Instruction	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)
Control				•				<u>.</u>
JUMPN	0.021	0.06	0.29	0.13	0.02	0.01	0.134	0.01
FOR/NEXT	0.482	0.22	1.40	0.70	0.23	0.18	0.256	0.167
MCRN/ENDMCRN Combined	0.212	0.21	0.64	0.65	0.06	007	0.1	0.146
SWITCH_POS	0.787	0.28	1.96	0.91	0.57	0.21	0.549	0.185
DOIO	78.972	0.41	58.32	1.32	38.72	0.30	16.97	0.29
DOIO with ALT	79.187	0.41	58.17	1.28	38.67	0.33	16.947	0.305
DRUM_SEQ	2.68	2.20	6.74	5.42	1.63	1.30	1.71	1.266
SCAN_SET_IO	138.471	0.797	155.02	1.87	111.81	0.50	39.488	0.394
SUSIO	0.797	0.14	1.93	0.38	0.49	0.11	0.514	0.094
COMM_REQ	221.447	0.39	219.48	1.51	133.87	0.36	136.466	0.362
CALL/RETURN (C Block)	2.907	0.17	7.23	0.44	1.83	0.09	1.853	0.088
CALL/RETURN (LD)	2.859	0.13	7.50	0.42	1.73	0.10	1.853	0.106
CALL/RETURN (Parameterized Block)	1.85	0.12	4.92	0.41	1.22	0.11	1.288	0.087
Bus ⁵⁰								
BUS_RD_BYTE	16.228	0.75	20.16	2.35	7.41	0.68	1.02	0.589
BUS_RD_WORD	16.189	0.73	20.67	2.46	7.48	0.71	1.07	0.64
BUS_RD_DWORD	16.383	0.72	20.80	2.43	7.55	0.70	1.032	0.613
BUS_WRT_BYTE	12.34	0.70	20.94	2.59	6.19	0.70	1.944	0.589
BUS_WRT_WORD	12.478	0.71	20.76	2.49	6.17	0.69	1.956	0.593
BUS_WRT_DWORD	12.489	0.73	21.09	2.49	6.24	0.69	1.957	0.601
BUS_RMW_BYTE	17.5	0.83	21.72	2.67	7.96	0.78	1.385	0.682
BUS_RMW_WORD	17.647	0.83	21.01	2.69	7.95	0.79	1.358	0.659
BUS_RMW_DWORD	17.484	0.79	21.20	2.71	7.96	0.78	1.429	0.665
BUS_TS_BYTE	17.284	0.61	19.07	2.05	7.80	0.50	1.309	0.511
BUS_TS_WORD	17.378	0.59	20.16	2.09	7.66	0.51	1.254	0.512

⁵⁰ Results will vary with how quickly the module responds to bus cycles. Because of this, incremental times do not appear in the *RX3i* Incremental Times tables.

	CPE305 /C	PE310	CPU3	10	CPU	315/	CPU320/ CRU32049		
Instruction	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)	
SVC_REQ									
#1	2.179	0.26	6.57	1.02	1.34	0.18	1.54	0.217	
#2	2.523	0.27	6.35	1.01	1.57	0.21	1.809	0.176	
#3	1.746	0.25	4.80	0.92	0.98	0.18	1.15	0.142	
#4	1.735	0.24	4.83	0.98	0.99	0.19	1.14	0.158	
#5	1.697	0.24	4.90	0.92	0.97	0.17	1.158	0.153	
#6	1.688	0.25	4.58	0.97	0.99	0.19	1.099	0.18	
#7	3.661	0.32	8.64	1.12	1.95	0.20	2.022	0.182	
#8	10.343	0.28	6.82	1.01	3.14	0.20	3.306	0.192	
#9	1.76	0.28	4.53	1.03	1.06	0.20	1.192	0.195	
#10	2.487	0.28	7.09	1.04	1.72	0.20	1.586	0.205	
#11	1.751	0.28	4.25	1.03	1.07	0.20	1.166	0.195	
#12	0.931	0.28	2.37	1.03	0.60	0.20	0.708	0.187	
#13	1.438	0.25	4.56	1.09	0.89	0.18	0.903	0.177	
#14	178.204	0.23	436.25	1.11	124.34	0.19	117.072	0.161	
#15	1.13	0.36	2.72	1.10	0.60	0.34	0.712	0.308	
#16	1.739	0.33	4.39	1.01	1.04	0.21	1.058	0.202	
#17	1.235	0.32	2.95	0.90	0.85	0.19	0.732	0.196	
#18	31.168	0.33	112.51	1.05	41.61	0.21	25.369	0.181	
#19	1.618	0.32	4.30	1.05	0.88	0.20	0.929	0.173	
#20	4.997	0.33	17.78	1.05	4.59	0.21	4.614	0.173	
#21	16.058	0.34	35.02	1.00	9.48	0.21	9.344	0.173	
#22	1.07	0.29	2.82	1.00	0.65	0.20	0.735	0.175	
#23	36.224	0.29	118.94	1.03	32.49	0.21	24.019	0.188	
#24	2.003	0.30	4.66	0.98	1.05	0.20	0.665	0.173	
#25	1.181	0.29	3.00	0.98	0.74	0.20	0.746	0.167	
#26	NA	NA	NA	NA	NA	NA	NA 1.73	NA 1.28	
#27	NA	NA	NA	NA	NA	NA	NA 1.75	NA 1.29	
#28	NA	NA	NA	NA	NA	NA	NA 1.96	NA 1.30	
#32	9.788	0.30	12.88	1.31	5.03	0.20	4.824	0.178	
#43	NA	NA	NA	NA	NA	NA	NA 1.77	NA 1.27	
#50	1.655	0.29	4.48	1.05	1.00	0.21	1.116	0.157	
#51	1.67	0.29	4.54	0.99	1.05	0.20	1.154	0.157	
#56	563.143 ⁵¹ 17.413 ⁵²	0.39	84.16 ⁵¹ 84.16 ⁵²	0.97	22.73	0.21	1396.47	0.159	
#57	9167.403 ⁵¹ 8.79 ⁵²	0.39	17558.33 ⁵¹ 17558.33 ⁵²	0.97	13970.00	0.21	6131.71	0.159	

⁵¹ Initial execution. ⁵² Subsequent executions.

	CPE305 /	CPE310	CPU3	10	CPU		CPU320/ CF	RU32049
Instruction	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)
PACMotion								
MC_AbortTrigger	167.406	5.322	150.954	12.762	50.35	3.01	50.35	3.01
MC_CamFileRead	22.997	14.603	63.861	44.001	13.84	7.05	13.84	7.05
MC_CamFileWrite	25.499	15.152	52.938	27.52	12.02	4.7	12.02	4.7
MC_CamIn	185.117	10.867	169.563	30.988	102.8	4.86	102.8	4.86
MC_CamOut	134.517	4.580	99.325	10.812	47.49	2.8	47.49	2.8
MC_CamTableDeselect	104.051	8.023	116.468	18.343	60.09	3.56	60.09	3.56
MC_CamTableSelect	126.359	7.399	138.508	21.01	75.97	3.77	75.97	3.77
MC_DelayedStart	122.332	7.167	141.552	20.164	76.77	3.22	76.77	3.22
MC_DigitalCamSwitch	229.067	39.904	227.174	70.804	152.59	4.32	152.59	4.32
MC_DL_Activate	102.622	19.693	101.982	26.656	50.63	3.39	50.63	3.39
MC_DL_Configure	182.666	8.776	200.857	23.556	130	3.72	130	3.72
MC_DL_Delete	92.780	10.230	116.745	21.212	49.57	3.14	49.57	3.14
MC_DL_Get	102.580	9.065	109.414	35.919	61.29	3.16	61.29	3.16
MC_GearIn	170.551	7.611	165.344	23.176	91.03	4.34	91.03	4.34
MC_GearInPos	115.852	7.790	134.393	21.776	70.31	4.43	70.31	4.43
MC_GearOut	89.184	4.646	100.441	10.64	46.91	3.2	46.91	3.2
MC_Halt	152.450	7.622	155.891	19.243	82.5	4.11	82.5	4.11
MC_Home	117.432	7.715	134.787	19.626	71.45	3.77	71.45	3.77
MC_JogAxis	114.385	11.529	128.661	32.746	65.18	3.38	65.18	3.38
MC_LibraryStatus	91.545	8.275	105.757	16.573	48.78	3.33	48.78	3.33
MC_ModuleReset	95.198	6.322	103.803	17.462	83.73	3.15	83.73	3.15
MC_MoveAbsolute	175.661	7.095	174.49	18.321	99.53	3.95	99.53	3.95
MC_MoveAdditive	159.697	7.495	168.611	19.947	89.47	4.14	89.47	4.14
MC_MoveRelative	159.920	7.440	158.805	19.89	90.54	3.83	90.54	3.83
MC_MoveVelocity	162.556	7.650	159.625	22.839	65.66	3.98	65.66	3.98
MC_Phasing	170.154	7.646	167.904	21.544	95.11	4.6	95.11	4.6
MC_Power	37.423	37.284	130.954	130.871	24.49	20.06	24.49	20.06
MC_ReadActualPosition	39.528	1.656	36.643	4.216	18.61	0.73	18.61	0.73
MC_ReadActualVelocity	39.183	1.644	36.072	4.262	18.36	0.74	18.36	0.74
MC_ReadAnalogInput	45.623	1.988	51.211	4.74	22.38	1.17	22.38	1.17
MC_ReadAnalogOutput	59.744	3.318	47.314	7.89	22.16	1.67	22.16	1.67
MC_ReadAxisError	36.524	2.813	38.94	6.712	17.17	1.32	17.17	1.32
MC_ReadBoolParameter	32.953	2.761	37.485	6.408	14.85	1.57	14.85	1.57
MC_ReadBoolParameters	31.974	3.435	37.936	7.479	15	1.64	15	1.64
MC_ReadDigitalInput	38.895	3.226	36.186	7.043	14.63	1.67	14.63	1.67
MC_ReadDigitalOutput	44.757	2.485	47.597	6.216	17.07	1.58	17.07	1.58
MC_ReadDwordParameters	31.176	3.467	36.61	7.079	14.54	1.58	14.54	1.58
MC_ReadEventQueue	108.594	9.296	123.594	22.352	60.86	4.33	60.86	4.33
MC_ReadParameter	45.460	3.075	58.045	9.839	22.87	1.58	22.87	1.58
MC_ReadParameters	43.504	4.021	47.405	8.012	20.72	1.61	20.72	1.61
MC_ReadStatus	32.917	3.436	41.05	7.167	16.01	4.12	16.01	4.12

	CPE305 /0	CPE305 /CPE310		CPU310		315/	CPU320/ CRU3204	
Instruction	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)
MC_ReadTorqueCommand	39.639	1.720	36.657	4.36	18.51	0.73	18.51	0.73
MC_Reset	93.936	5.851	103.623	16.885	48.37	2.99	48.37	2.99
MC_SetOverride	107.928	11.412	116.23	36.465	62.21	3.81	62.21	3.81
MC_SetPosition	98.519	7.638	116.732	23.002	54	3.97	54	3.97
MC_Stop	99.332	6.130	112.185	16.24	56.38	3.6	56.38	3.6
MC_Superimposed	105.975	5.892	122.646	16.499	63.24	3.75	63.24	3.75
MC_SyncStart	103.035	6.320	122.121	17.198	60.23	3.1	60.23	3.1
MC_TouchProbe	173.373	7.268	160.243	18.934	56.11	3.32	56.11	3.32
MC_WriteAnalogOutput	134.439	8.041	112.994	21.111	53.53	3.36	53.53	3.36
MC_WriteBoolParameter	104.890	7.287	95.696	20.303	48.29	3.21	48.29	3.21
MC_WriteBoolParameters	131.228	8.106	106.974	22.215	57.41	3.23	57.41	3.23
MC_WriteDigitalOutput	96.338	8.259	116.644	23.822	52.99	4.27	52.99	4.27
MC_WriteDwordParameters	160.433	7.661	125.168	19.661	73.23	3.25	73.23	3.25
MC_WriteParameter	98.558	8.231	122.482	27.394	55.3	4.03	55.3	4.03
MC_WriteParameters	192.054	6.859	161.002	18.911	94.77	4.84	94.77	4.84

RX3i Incremental Times

An Increment time is shown for functions that can have variable length inputs.

Incremental time is added to the base function time for each addition to the length of an input parameter. This time applies only to functions that can have varying input lengths (Search, Array Moves, etc.)

Units:

- For table functions, increment is in units of length specified.
- For bit operation functions, increment is µs per bit.
- For data move functions, increment is in µs per unit.

Instruction	CPE305 CPE310	CPU310	CPU315	CPU320/ CRU320 ⁵³
Bit Operation	•	·		
AND_WORD	0.04	0.12	0.02826	0.02463
AND_DWORD	0.06	0.16	0.3088	0.03789
OR_WORD	0.04	0.12	0.03	0.02472
OR_DWORD	0.06	0.16	0.03444	0.03798
XOR_WORD	0.04	0.12	0.02818	0.02478
XOR_DWORD	0.06	0.16	0.03424	0.03762
NOT_WORD	0.02	0.08	0.02011	0.01888
NOT_DWORD	0.04	0.12	0.02839	0.02799
MCMP_WORD	0.08	0.26	0.05934	0.055
MCMP_DWORD	0.09	0.29	0.06407	0.05919
SHL_WORD	0.07	0.17	0.0468	0.05032
SHL_DWORD	0.07	0.18	0.04381	0.04681
SHR_WORD	0.07	0.18	0.04883	0.03557
SHR_DWORD	0.09	0.19	0.0455	0.04718
BTST_WORD	0.00	0	0.00011	0.04332
BTST_DWORD	0.00	0	0.00046	0.03983
ROL_WORD	0.06	0.19	0.05071	0.03634
ROL_DWORD	0.07	0.17	0.03929	0.04152
ROR_WORD	0.06	0.16	0.0428	0.00012
ROR_DWORD	0.07	0.17	0.03992	0.00033
BPOS_WORD	0.32	0.76	0.17369	0.19574
BPOS_DWORD	0.72	1.69	0.38279	0.43922
Relational				
EQ_DATA		0.0001	0.00019	0
Conversion				
REAL_TO_UINT		0	0.00421	0
REAL_TO_DINT		0	0.00936	0
LReal_To_Real	-	-	-	0

⁵³ Due to Error Checking and Correction (ECC), Redundant CPU times are approximately 5% slower, on average, than the equivalent Non-Redundant CPU.

Instruction	CPE305 CPE310	CPU310	CPU315	CPU320/ CRU320 ⁵³
Data Move		•	•	
MOVE_BIT	0.01	0.02	0.00412	0.00488
MOVE_DINT	0.02	0.04	0	0.0089
MOVE_INT	0.01	0.02	0	0
MOVE_UINT	-	-	-	0.00439
MOVE_WORD	0.01	0.02	0.00968	0.0041
MOVE_DWORD	0.02	0.04	0.04613	0.00913
MOVE_REAL	0.02	0.04	0.0372	0.00951
MOVE_LREAL	0.03	0.09	0.01952	0.01928
MOVE_DATA		0.0002	0.00022	0
MOVE_DATA_EX		0.0002	0.00028	0
DATA_INIT_ASCII	0.00	0.01	0.00217	0.00304
	0.01	0.02	0.00408	0.00398
	-	0	0	0
DATA_INIT_DINT	0.01	0.04	0.00811	0.00812
DATA_INIT_DWORD	0.01	0.04	0.00817	0.00807
DATA INIT INT	0.01	0.02	0.00447	0.00432
DATA INIT REAL	0.01	0.04	0.00796	0.00822
DATA INIT LREAL	0.03	0.08	0.01584	0.01639
DATA_INIT_WORD	0.01	0.02	0.00439	0.00469
DATA_INIT_UINT	0.01	0.02	0.00391	0.00422
SWAP_WORD	0.04	0.19	0.00498	0.02921
SWAP_DWORD	0.06	0.16	0.00942	0.03614
BLKCLR_WORD	0.01	0.02	0.00568	0.00627
SHFR_BIT	0.02	0.04	0.01174	0.01241
SHFR_WORD	0.06	0.18	0.04529	0.03804
SHFR DWORD	0.07	0.20	0.04751	0.04277
Data Table		0.20	0.0 0 2	0.0.1211
SORT_INT	0.33	0.74	0.22253	0.2179
SORT_UINT	0.33	0.74	0.22237	0.21686
SORT_WORD	0.32	0.74	0.22243	0.21704
TBLRD_INT	0.00	0	-1E-05	0.00016
TBLRD_DINT	0.00	0	0.00012	0.00014
TBLWRT INT	0.00	0	-0.0002	0.00003
TBLWRT_DINT	0.00	0	-0.0002	0.0002
FIFORD_INT	0.01	0.02	0.00432	0.00417
FIFORD_DINT	0.02	0.02	0.00432	0.0093
FIFOWRT_INT	0.00	-0.1333333	0.00011	0.00009
FIFOWRT_DINT	0.00	-1.1777778	-0.001	0.00001
LIFORD_INT	0.00	0.01111111	0.0001	0.00001
LIFORD_DINT	0.00	0.64444444	0.00021	0.00011
LIFOWRT_INT	0.00	-0.8666667	0.00021	0.00004
LIFOWRT_DINT	0.00	-0.8777778	4.4E-05	0.00001
LIFOWRT_DWORD	0.00	0.11111111	-0.0002	0.00001

Instruction	CPE305 CPE310	CPU310	CPU315	CPU320/ CRU320 ⁵³
Array	·			
ARRAY_MOVE_BIT	0.01	0.02	0.00558	0.00538
ARRAY_MOVE_BYTE	0.00	0.01	0.0024	0.00207
ARRAY_MOVE_INT	0.01	0.02	0.00424	0.00407
ARRAY_MOVE_DINT	0.02	0.05	0.00961	0.00986
ARRAY_MOVE_WORD	0.01	0.02	0.0041	0.00442
ARRAY_MOVE_DWORD	0.02	0.04	0.00974	0.009
ARRAY_MOVE_UINT	0.01	0.02	0.00413	0.0038
SRCH_BYTE	0.02	0.07	0.01796	0.0173
SRCH_WORD	0.03	0.07	0.01828	0.01946
SRCH_DWORD	0.02	0.07	0.01507	0.01407
ARRAY_RANGE_DINT	0.19	0.54	0.13903	0.13582
ARRAY_RANGE_INT	0.18	0.52	0.13471	0.13199
ARRAY_RANGE_UINT	0.18	0.52	0.13647	0.13241
ARRAY_RANGE_WORD	0.18	0.52	0.13578	0.13282
ARRAY_RANGE_DWORD	0.19	0.56	0.14221	0.13928
PACMotion				
MC_ReadBoolParameters	16.000	14.000	7.62	-
MC_ReadDwordParameters	30.000	28.000	12.34	-
MC_ReadParameters	40.000	38.000	19.42	-
MC_WriteBoolParameters	22.000	10.000	0.48	-
MC_WriteDwordParameters	40.000	34.000	1.4	-
MC_WriteParameters	45.000	42.000	1.34	-

A-2.4 RX7i Instruction Times

	CPEO	10	CPEO	20	CRE02	0 ⁵⁴	CPEC CREO			
Instruction	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)
Bit Operation										
AND_WORD	3.42	1.58	1.49	0.69	1.71	0.81	1.29	0.58	0.43	0.20
AND_DWORD	3.64	1.58	1.58	0.70	1.67	0.81	1.31	0.58	0.44	0.20
OR_WORD	3.58	1.71	1.56	0.76	1.72	0.90	1.28	0.59	0.43	0.20
OR_DWORD	3.55	1.66	1.54	0.73	1.71	0.83	1.44	0.60	0.48	0.20
XOR_WORD	3.42	1.57	1.48	0.69	1.73	0.80	1.29	0.61	0.48	0.25
XOR_DWORD	3.55	1.58	1.54	0.70	1.66	0.81	1.32	0.58	0.44	0.25
NOT_WORD	2.73	1.38	1.17	0.59	1.39	0.72	1.02	0.40	0.34	0.13
NOT_DWORD	2.81	1.44	1.21	0.62	1.44	0.75	1.07	0.41	0.35	0.14
MCMP_WORD	5.69	2.43	2.44	1.04	2.64	1.14	2.51	1.08	0.85	0.36
MCMP_DWORD	5.69	2.32	2.50	1.00	2.63	1.11	2.48	1.03	0.82	0.34
SHL_WORD	4.46	2.62	1.89	1.11	2.31	1.25	1.92	1.00	0.64	0.34
SHL_DWORD	4.53	2.73	1.92	1.56	2.31	1.28	1.90	0.98	0.63	0.32
SHR_WORD	4.64	2.59	1.96	1.09	2.45	1.24	1.98	0.98	0.66	0.32
SHR_DWORD	4.51	2.65	1.91	1.12	2.11	1.29	1.90	1.01	0.63	0.34
ROL_WORD	2.95	1.61	1.27	0.69	1.43	0.82	1.17	0.61	0.39	0.20
ROL_DWORD	3.27	1.61	1.39	0.70	1.46	0.84	1.07	0.59	0.36	0.20
ROR_WORD	2.93	1.52	1.25	0.66	1.45	0.82	1.11	0.57	0.39	0.19
ROR_DWORD	2.92	1.58	0.68	0.68	1.41	0.81	1.20	0.57	0.40	0.19
BTST_WORD	3.23	1.45	0.58	0.5	1.49	0.75	1.16	0.63	0.39	0.21
BTST_DWORD	3.29	1.37	1.41	0.5	1.48	0.72	1.19	0.63	0.40	0.19
BSET_WORD	2.62	1.43	1.12	0.61	1.17	0.72	0.97	0.48	0.31	0.16
BSET_DWORD	2.59	1.40	1.13	0.60	1.16	0.71	0.97	0.48	0.32	0.16
BCLR_WORD	2.51	1.36	1.08	0.59	1.20	0.72	0.97	0.48	0.31	0.16
BCLR_DWORD	2.49	1.33	1.07	0.57	1.16	0.70	0.97	0.47	0.32	0.16
BPOS_WORD	3.63	1.24	1.66	0.64	1.84	0.76	1.51	0.56	0.50	0.19
BPOS_DWORD	3.29	1.18	1.97	0.62	2.18	0.75	1.78	0.48	0.59	0.18
Relational			-		-	-			-	
CMP_INT	3.51	1.25	1.50	0.54	1.45	0.60	1.58	0.52	0.53	0.17
CMP_DINT	3.86	1.32	1.66	0.57	1.51	0.66	1.61	0.52	0.53	0.17
CMP_REAL	3.65	1.30	1.57	0.56	1.52	0.62	0.53	0.53	0.54	0.1
CMP_LREAL	4.08	1.25	1.75	0.53	1.64	0.59	1.84	0.52	0.61	0.18
CMP_UINT	4.15	1.35	1.78	0.58	1.48	0.63	1.62	0.53	0.54	0.17
EQ_DATA	10.13	2.02	2.91	1.05	2.81	0.94	2.82	1.08	1.27	0.66
EQ_DINT	2.45	1.15	1.06	0.50	1.08	0.60	1.05		0.35	0.13
EQ_INT	2.49	1.14	1.07	0.50	1.04	0.58	1.04	0.47	0.35	0.16

⁵⁴ Due to Error Checking and Correction (ECC), Redundant CPU times are approximately 5% slower, on average, than the equivalent Non-Redundant CPU.

	CPE01	0	CPE02	20	CRE020) ⁵⁴	CPEC CREO			E040 040 ⁵⁴
Instruction	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)
EQ_LREAL	3.00	1.27	1.28	0.54	1.25	0.64	1.27		0.43	0.17
EQ_REAL	2.61	1.12	1.12	0.49	1.03	0.60	1.15	0.43	0.37	0.14
EQ_UINT	2.33	1.11	1.00	0.48	1.01	0.59	1.04	0.40	0.35	0.13
NE_INT	2.34	1.13	1.01	0.49	0.97	0.60	1.03	0.42	0.34	0.14
NE_DINT	2.56	1.34	1.10	0.55	1.10	0.66	1.08	0.43	0.36	0.14
NE_UINT	2.43	1.18	1.04	0.51	1.00	0.62	1.08	043	0.36	0.14
NE_REAL	2.65	1.18	1.14	0.51	1.05	0.61	1.13	0.40	0.38	0.13
NE_LREAL	2.93	1.17	1.26	0.51	1.24	0.60	1.29	0.42	0.44	0.15
GT_INT	2.50	1.14	1.08	0.49	1.05	0.60	1.05	0.40	0.35	0.13
GT_DINT	2.42	1.15	1.04	0.50	1.04	0.59	1.05	0.40	0.35	0.13
GT_REAL	2.60	1.11	1.11	0.48	1.02	0.58	1.13	0.40	0.38	0.13
GT_LREAL	2.90	1.15	1.27	0.50	1.21	0.60	1.28	0.43	0.43	0.15
GT_UINT	2.39	1.10	1.02	0.48	0.99	0.59	1.06	0.40	0.35	0.13
GE_INT	2.48	1.13	1.07	0.50	1.04	0.59	1.08	0.40	0.36	0.13
GE_DINT	2.57	1.19	1.08	0.51	1.08	0.62	1.07	0.41	0.36	0.14
GE_REAL	2.59	1.10	1.11	0.48	1.02	0.58	1.13	0.43	0.38	0.14
 GE_LREAL	2.92	1.17	0.51	0.6	1.25	0.62	1.24	0.41	0.43	0.14
 GE_UINT	2.42	1.19	1.04	0.51	1.01	0.63	1.06	0.41	0.35	0.13
LT_INT	2.54	1.22	1.09	0.50	1.06	0.61	1.05	0.42	0.35	0.14
LT_DINT	2.58	1.27	1.11	0.54	1.09	0.66	1.08	0.43	0.36	0.14
LT_REAL	2.66	1.18	1.14	0.51	1.04	0.72	1.13	0.39	0.38	0.13
LT_LREAL	2.90	1.15	1.24	0.50	1.22	0.59	1.29	0.43	0.43	0.14
LT_UINT	2.48	1.15	1.03	0.49	1.02	0.60	1.04	0.0	0.35	0.13
LE_INT	2.48	1.14	1.07	0.49	1.03	0.60	1.08	0.40	0.36	0.13
LE_DINT	2.46	1.15	1.05	0.50	1.04	0.59	1.05	0.40	0.35	0.13
LE_UINT	2.41	1.17	1.03	0.50	1.04	0.61	1.02	0.41	0.34	0.13
LE_REAL	2.68	1.14	1.16	0.49	1.02	0.60	1.10	0.40	0.37	0.13
LE_LREAL	2.89	1.15	1.24	0.49	12.1	0.58	1.26	0.39	0.43	0.14
Conversion										
BCD-4 to INT	2.11	1.11	0.90	0.48	0.95	0.62	0.83	0.34	0.27	0.14
DINT to INT	2.18	1.15	0.94	0.48	0.81	0.56	0.85	0.33	0.28	0.14
UINT to INT	1.95	1.14	0.84	0.49	0.81	0.55	0.77	0.31	0.25	0.14
BCD-8 to DINT	3.00		1.29	0.47	1.02	0.58			0.30	0.14
INT to DINT	2.19	1.13		0.49	0.78	0.55			0.23	0.15
UINT to DINT	2.17		0.94	0.51	0.92	0.57			0.27	0.13
INT to UINT	1.88	1.12		0.48	0.76	0.56		0.35		0.14
DINT to UINT	2.15	1.11	0.93	0.48	0.83	0.58			0.24	0.14
BCD-4 to UINT	2.13	1.08	0.93	0.48	0.94	0.65	0.81		0.27	0.14
INT to BCD-4	2.24	1.12		0.48	0.92	0.56			0.27	0.15
UINT to BCD-4	2.26	1.17		0.50	0.93		1.07		0.33	0.15
DINT to BCD-8	3.15		1.35	0.47	1.00		0.91		0.31	0.14

	CPEO	10	CPEO	20	CRE02	0 54	CPEC CREO			E040 040 ⁵⁴
Instruction	Enabled (µs)	Disabled (µs)								
REAL_TO_INT	2.75	1.20		0.52	1.02	0.58	0.99	0.34		0.14
REAL_TO_UINT	2.67	1.18	1.15	0.51	1.01	0.57	0.95	0.34	0.31	0.14
REAL_TO_LREAL	2.26	1.01	0.97	0.43	0.88	0.55	0.88	0.37	0.29	0.12
REAL_TO_DINT	3.06	1.14	1.32	0.49	1.05	0.57	0.98	0.34	0.31	0.14
INT_TO_REAL	2.17	1.12	0.93	0.48	0.77	0.56	0.73	0.36	0.24	0.15
UINT_TO_REAL	2.19	1.17	0.94	0.50	0.77	0.57	0.83	0.37	0.28	0.15
DINT_TO_REAL	2.43	1.14	1.04	0.49	0.84	0.60	0.75	0.34	0.27	0.14
DINT_TO_LREAL	2.24	1.01	0.96	0.44	0.85	0.73	0.85	0.42	0.28	0.13
REAL_TRUN_INT	2.22	1.37	0.87	0.49	0.83	0.59	0.56	0.13	0.26	0.11
REAL_TRUN_DINT	2.42	1.13	1.09	0.55	0.89	0.64	0.70	0.13	0.30	0.11
DEG_TO_RAD_REAL	2.39	1.11	1.03	0.48	0.83	0.57	0.87	0.35	0.29	0.12
DEG_TO_RAD_LREAL	2.34	1.05	1.01	0.44	0.92	0.52	0.98	0.34	033	0.11
RAD_TO_DEG_REAL	2.34	1.16	1.03	0.48	0.94	0.57	0.86	0.35	0.29	0.12
RAD_TO_DEG_LREAL	2.33	1.06	1.00	0.44	0.93	0.52	0.98	0.34	0.33	0.11
BCD-4 to REAL	2.42	1.09	1.04	0.48	0.99	0.64	0.89	0.34	0.28	0.14
BCD-8 to REAL	3.07	1.14	1.32	0.49	1.11	0.55	0.98	0.31	0.31	0.14
LREAL_TO_DINT	2.85	1.00	1.21	0.43	1.07	0.73	1.10	0.42	0.36	0.13
LREAL_TO_REAL	2.35	1.09	1.01	0.47	0.87	0.58	0.83	0.35	0.2	0.12
Data Move	1									
BLKCLR	2.13	1.16	0.91	0.50	1.09	0.62	0.73	0.34	0.24	0.11
BITSEQ	3.90	3.93	1.63	1.64	1.76	1.74	1.50	1.59	0.50	0.53
MOVE_BIT	2.93	1.53	1.22	0.63	1.47	0.81	1.06	0.41	0.35	0.14
MOVE_DINT	2.23	1.44	0.92	0.58	1.07	0.75	0.78	0.26	0.3	0.13
MOVE_INT	2.27	1.47	0.94	0.60	1.06	0.75	0.79	0.42	0.26	0.14
MOVE_DWORD	2.31	1.51	0.96	0.62	1.10	0.77	0.81	0.41	0.26	0.14
MOVE_LREAL	2.74	1.43	1.15	0.61	1.56	0.77	0.95	0.42	0.31	0.14
MOVE_REAL	2.18	1.39	0.91	0.57	1.07	0.74	0.78	0.40	0.26	0.14
MOVE_UINT	2.3	1.2	1.0	0.5	-	-	-	-	-	-
MOVE_WORD	2.25	1.45	0.93	0.59	1.04	0.76	0.80	0.43	0.27	0.14
MOVE_DATA	9.81	3.22	2.72	1.02	2.73	0.95	2.54	1.12	1.11	0.69
MOVE_DATA_EX	12.25	4.22	3.53	1.15	3.35	1.27	2.85	1.44	1.27	0.80
MOVE_TO_FLAT	12.25	4.22	3.53	1.15	3.35	1.27	2.85	1.44	1.27	0.80
MOVE_FROM_FLAT	12.25	4.22	3.53	1.15	3.35	1.27	2.85	1.44	1.27	0.80
BLKMOV_WORD	2.73		1.17	0.97	1.23	1.14	1.13	0.91	0.38	0.30
BLKMOV_DINT	3.02	2.36	1.30	1.01	1.35	1.10	1.19	0.90	0.40	0.30
BLKMOV_INT	2.71	2.26	1.16	0.97	1.21	1.13	1.11	0.88	0.37	0.30
BLKMOV_DWORD	2.97	2.31	1.28	0.99	1.33	1.08	1.19	0.87	0.40	0.29
BLKMOV_REAL	3.01	2.34	1.29	1.00	1.35	1.10	1.18	0.89	0.39	0.29
BLKMOV_UINT	2.71		1.17	0.96	1.23		1.12	0.87		0.29
DATA_INIT_ASCII	0.91		0.40	0.60	0.76	0.77		0.44		0.15
DATA_INIT_COMM	1.05	-	0.46	0.60	0.84		0.37	0.43		0.15

	CPE0	10	CPEO	20	CRE02	0 ⁵⁴	CPEC CREO			E040 040 ⁵⁴
Instruction	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)	Enabled (µs)	Disabled (µs)
DATA_INIT_DLAN	1.33	1.49		0.64	0.94	0.83	0.39	0.45	0.14	0.15
DATA_INIT_DINT	0.92	1.37	0.40	0.59	0.78	0.79	0.30	0.45	0.10	0.15
DATA_INIT_DWORD	0.98	1.39	0.41	0.60	0.79	0.81	0.32	0.45	0.11	0.15
DATA_INIT_INT	0.95	1.41	0.42	0.61	0.81	0.81	0.31	0.46	0.10	0.15
DATA_INIT_REAL	0.90	1.36	0.40	0.59	0.77	0.78	0.30	0.44	0.18	0.22
DATA_INIT_LREAL	0.98	1.33	0.42	0.57	0.79	0.78	0.36	0.48	0.11	0.16
DATA_INIT_WORD	0.90	1.41	0.40	0.61	0.78	0.79	0.30	0.44	0.10	0.15
DATA_INIT_UINT	0.90	1.37	0.39	0.59	0.78	0.79	0.31	0.46	0.10	0.15
SWAP_WORD	2.83	1.41	1.18	0.57	1.34	0.74	0.96	0.42	0.32	0.13
SWAP_DWORD	2.59	1.43	1.08	0.58	1.29	0.73	0.93	0.42	0.31	0.14
SHFR_BIT	6.35	2.94	2.74	1.27	2.92	1.22	2.37	1.08	0.79	0.36
SHFR WORD	7.08	4.90	3.04	2.11	3.25	2.16	3.27	2.46	1.09	0.82
	7.62	5.03	3.27	2.1	3.39	2.24	3.29	2.43	1.10	0.81
 Data Table		1		1		1				
SORT_INT	36.57	1.40	15.66	0.60	15.94	0.75	16.50	0.44	5.50	0.15
SORT UINT	36.48	1.40	15.66	0.60	15.90	0.75	16.50		5.49	0.15
 SORT_WORD	36.51		15.61	0.60	15.90	0.76			5.49	0.15
TBLRD_INT	4.14	1.75		0.77	2.03	0.97		0.73		0.25
 TBLRD_DINT	4.19		1.79	0.76	2.02	0.97			0.48	0.22
 TBLWRT_INT	4.06		1.73	0.74	1.72	0.84	1.59		0.53	0.25
 TBLWRT_DINT	4.00	1.70		0.72	1.70	0.84		0.72		0.23
 FIFORD_INT	3.92		1.68	0.71	1.67	0.72			0.53	0.22
 FIFORD_DINT	3.89	1.71		0.73	1.65	0.68	1.56		0.52	0.22
 FIFOWRT_INT	3.17	1.46		0.64	1.41	0.75			0.42	0.18
 FIFOWRT_DINT	3.10	1.43		0.62	1.39	0.72		0.51		0.17
LIFORD_INT	3.77	1.73	1.60	0.72	1.62	0.72	1.49	0.66	0.50	0.22
LIFORD_DINT	3.77	1.74	1.60	0.72	1.63	0.72	1.48	0.66	0.49	0.22
LIFOWRT_INT	3.18	1.49	1.35	0.63	1.43	0.72	1.25	0.51	0.42	0.17
LIFOWRT DINT	3.08		1.33	0.61	1.41		1.33		0.42	0.18
 LIFOWRT_DWORD	3.15	1.47	1.35	0.63	1.43	0.72	1.25	0.53	0.41	0.18
Array		1	1						1	L
ARRAY_MOVE_BIT	4.10	2.16	1.76	0.92	1.94	1.06	1.57	0.75	0.52	0.25
ARRAY_MOVE_BYTE	3.12		1.34	0.84	1.45		1.25		0.42	0.27
ARRAY_MOVE_WORD	3.19	_	1.37	0.91	1.45		1.26		0.42	0.27
ARRAY_MOVE_DINT	3.10		1.33	0.85	1.41		1.24		0.41	0.2
ARRAY MOVE DWORD	3.07	-	1.32	0.84	1.42		1.24		0.42	0.27
ARRAY_MOVE_INT	3.23		1.39	0.92	1.47	-	1.26		0.42	0.26
ARRAY_MOVE_UINT	3.10		1.33	0.84	1.53	1.07			0.42	0.28
SRCH_BYTE	4.07	-	1.74	0.79	2.11	0.91			0.58	0.29
SRCH WORD	3.90		1.70	0.82	1.83		1.90		0.63	0.27
SRCH DWORD	4.57		1.96	0.82	1.92		1.78		0.59	0.25
	,			0.02		0.00		0.10	5.05	

	CPE0	10	CPEO	20	CRE02	054	CPEC CREO			E040 040 ⁵⁴
Instruction	Enabled (µs)	Disabled (µs)								
ARRAY_RANGE_WORD	4.14	1.89	1.80	0.81	1.90	0.96	1.70	0.69		0.23
ARRAY_RANGE_DWORD	4.61	1.88	1.99	0.80	2.06	0.97	1.70	0.65	0.57	0.22
ARRAY_RANGE_DINT	4.39	1.89	1.88	0.81	1.97	0.99	1.81	0.69	0.61	0.23
ARRAY_RANGE_INT	4.22	1.84	1.81	0.79	1.92	0.96	1.84	0.68	0.61	0.23
ARRAY_RANGE_UINT	4.44	1.82	1.76	0.78	1.91	0.96	1.68	0.66	0.56	0.22
Math										•
ADD_INT	2.11	1.31	0.91	0.58	0.87	0.66	1.00	0.49	0.33	0.16
ADD_DINT	2.56	1.34	1.12	0.58	0.97	0.67	0.90	0.46	0.30	0.15
ADD_REAL	2.75	1.32	1.19	0.56	0.96	0.66	0.92	0.50	0.30	0.17
ADD_LREAL	2.82	1.30	1.21	0.54	1.09	0.62	1.28	0.53	0.43	0.18
ADD_UINT	2.23	1.42	0.93	0.57	0.96	0.68	0.90	0.51	0.29	0.16
SUB_INT	2.13	1.35	0.91	0.55	0.87	0.65	0.87	0.49	0.29	0.16
SUB_DINT	2.50	1.35	1.09	0.56	0.94	0.65	0.90	0.49	0.30	0.16
SUB_REAL	2.46	1.29	1.13	0.63	1.08	0.85	1.08	0.69	0.30	0.17
SUB_LREAL	1.26	1.26	1.26	0.54	1.10	0.63	1.37	0.53	0.47	0.17
MUL_INT	2.25	1.42	0.93	0.57	0.90	0.65	0.89	0.49	0.30	0.16
MUL_DINT	2.53	1.34	1.10	0.59	0.95	0.69	1.05	0.49	0.35	0.17
MUL_MIXED	2.36	1.31	1.00	0.58	0.89	0.66	0.90	0.51	0.30	0.16
MUL_REAL	2.57	1.39	1.08	0.56	0.93	0.65	0.88	0.48	0.29	0.17
MUL_LREAL	2.87	1.21	1.24	0.52	1.19	0.61	1.28	0.54	044	0.18
MUL_UINT	2.14	1.35	0.92	0.55	0.90	0.65	0.87	0.49	0.29	0.16
DIV_INT	2.25	1.29	0.99	0.58	0.98	0.68	0.90	0.48	0.30	0.16
DIV_DINT	2.71	1.35	1.16	0.60	0.99	0.73	0.93	0.48	0.30	0.16
DIV_REAL	2.70	1.43	1.11	0.56	0.96	0.68	1.07	0.49	0.36	0.16
DIV_LREAL	2.86	1.20	1.23	0.52	1.14	0.61	1.33	0.53	0.45	0.18
DIV_MIXED	2.70	1.35	1.15	0.56	1.11	0.65	0.97	0.49	0.33	0.16
MOD_INT	2.23	1.38	0.95	0.57	0.93	0.66	0.91	0.48	0.30	0.16
MOD_DINT	2.65	1.35	1.12	0.56	1.09	0.79	1.09	0.69	0.30	0.17
MOD_UINT	2.19	1.29	1.01	0.63	0.99	0.74	0.99	0.50	0.33	0.17
ABS_INT	2.01	1.21	0.99	0.63	0.93	0.60	0.84	0.38	0.29	0.13
ABS_DINT	2.44	1.17	1.05	0.50	0.96	0.60	0.84	0.37	0.28	0.12
ABS_REAL	2.45	1.14	1.05	0.49	0.87	0.59	0.90	0.35	0.30	0.12
 ABS_LREAL	2.58		1.11	0.46	0.97	0.53		0.35		0.11
SCALE_INT	3.54	-	1.57	0.83	1.82	0.91			0.48	0.24
SCALE_DINT	2.98	-	1.37	0.89	1.61	1.03		0.51		0.24
SCALE_UINT	2.89		1.27	0.81	1.39	0.98		0.5	0.40	0.25
 SQRT_INT	2.39		1.05	0.50	1.08	0.57	0.99		0.32	0.12
SQRT_DINT	3.37	1.18	1.44	0.51	1.28	0.58		0.35		0.12
SQRT_REAL	2.54	-	1.09	0.54	0.91		0.85		0.29	0.13
SQRT_LREAL	2.36		1.00	0.46	0.92	0.53			0.34	0.12

	CPE	010	CPEO	20	CRE02	0 54	CPEC CREO			E040 E040 ⁵⁴
Instruction	Enabled (µs)	Disabled (µs)								
Trigonometric										
SIN_REAL	3.02	1.11	1.26	0.48	0.97	0.57	0.95	0.35	0.32	0.12
SIN_LREAL	3.05	1.10	1.31	0.48	1.13	0.55	1.16	0.35	0.39	0.11
COS_REAL	2.96	1.11	1.22	0.48	0.97	0.57	1.06	0.35	0.36	0.12
COS_LREAL	2.88	1.09	1.18	0.47	1.10	0.56	1.17	0.35	0.39	0.11
TAN_REAL	3.02	1.11	1.26	0.48	1.02	0.57	0.96	0.35	0.32	0.12
TAN_LREAL	2.89	1.09	1.23	0.476	1.14	0.56	1.32	0.36	0.44	0.11
ASIN_REAL	3.29	1.20	1.41	0.52	1.26	0.63	1.13	0.35	0.38	0.12
ASIN_LREAL	3.14	10.5	1.32	0.45	1.33	0.54	1.37	0.35	0.46	0.12
ACOS_REAL	3.29	1.20	1.41	0.52	1.26	0.63	1.13	0.35	0.38	0.12
ACOS_LREAL	3.10	1.04	1.32	0.45	1.28	0.53	1.36	0.54	0.47	0.12
ATAN_REAL	3.26	1.25	1.37	0.54	1.02	0.65	1.05	0.37	0.35	0.12
ATAN_LREAL	2.87	1.04	1.20	0.46	1.08	0.53	1.18	0.35	0.40	0.12
Logarithmic		I				1		1		
LOG_REAL	2.90	1.16	1.25	0.50	1.03	0.59	1.04	0.35	0.35	0.12
LOG_LREAL	2.88	1.03	1.21	0.43	1.11	0.52	1.19	0.38	0.39	0.12
 LN_REAL	2.84	1.13		0.50	1.01	0.58	1.06	0.37	0.35	0.12
 LN_LREAL	2.83	1.07	1.22	0.46	1.16	0.53	1.19	0.34	0.40	0.11
EXPT_REAL	4.13	1.41	1.77	0.63	1.52	0.72	1.39	0.40	0.46	0.13
EXPT_LREAL	3.03	1.33	1.30	0.57	1.35	0.71	1.24	0.42	0.42	0.14
EXP_REAL	2.70	1.16		0.50	0.97	0.59	1.00	0.37	0.33	0.12
EXP_LREAL	2.71	1.04	1.16	0.45	1.08	0.54	1.25	0.34	0.42	0.12
PID		I	1		1	1			1	
PIDISA	6.92	6.18	2.98	2.66	3.17	2.79	2.66	2.44	0.89	0.81
PIDIND	6.86	6.13		2.66	3.17	2.79	2.65	2.43		0.81
Range						1		1		
RANGE_INT	3.27	1.89	1.40	0.81	1.35	0.91	1.40	0.87	0.53	0.35
RANGE_DINT	3.26	1.94	1.40	0.83	1.36	0.92	1.41	0.81	0.47	0.27
RANGE DWORD	3.40		0.87	0.87	1.46		1.42	1	0.47	0.27
Timers						1		1		
ONDTR	4.79	3.70	2.01	1.54	2.11	1.57	1.82	1.38	0.61	0.46
OFDT	4.57	4.08	1	1.71	1.97		1.71	1.45		0.49
TMR	4.52		1.92	1.71	2.05	1.79		1.45		0.49
TOF	9.6	4.9	4.1	2.1	NA	NA	3.9	2.0	1.3	0.6
TON	9.5	4.8	4.0	2.0	NA	NA	3.9	2.0	1.3	0.6
TP	9.8	4.8	4.2	2.1	NA	NA	3.9	2.0	1.3	0.6
Counters			1		1	1		1	1	
UPCTR	4.13	4.17	1.74	1.76	1.85	1.86	1.59	1.53	0.53	0.51
DNCTR	4.16		1.73	1.75	1.84		1.54		0.52	0.51
	0	0				1				

	CPE01	10	CPE02	20	CRE020) 54	CPEC CREO			E040 040 ⁵⁴
Instruction	Enabled (µs)	Disabled (µs)								
Control										
JUMPN	0.21	0.26	0.06	0.06	0.12	0.09	0.12	0.08	0.04	0.03
FOR/NEXT	1.51	0.72	0.64	0.31	0.90	0.47	0.56	0.26	0.19	0.09
MCRN/ENDMCRN Combined	0.68	0.68	0.28	0.29	0.28	0.28	0.10	0.10	0.03	0.03
SWITCH_POS	1.91	1.02	0.82	0.44	0.87	0.59	0.60	0.13	0.26	0.12
DOIO	32.78	1.45	17.60	0.63	6.50	0.76	14.94	0.23	9.374	0.15
DOIO with ALT	32.56	1.48	17.47	0.63	6.47	0.75	14.91	0.32	9.36	0.18
DRUM_SEQ	6.98	5.70	2.99	2.45	3.21	2.67	2.63	2.21	0.88	0.74
SCAN_SET_IO	55.21	1.92	32.65	0.83	33.69	0.86	30.40	0.76	22.84	0.25
SUSIO	2.14	0.45	0.92	0.20	1.12	0.35	0.68	0.06	0.30	0.05
COMMREQ	117.27	1.60	73.25	0.73	73.30	0.90	73.42	0.59	65.23	0.22
CALL/RETURN (LD)	7.27	0.51	3.11	0.23	3.58	0.42	2.79	0.06	0.99	0.05
CALL/RETURN (Parameterized Block)	7.84	0.56	2.07	0.23	2.33	0.42	1.94	0.05	0.72	0.06
CALL/RETURN (C Block)	7.24	0.55	3.05	0.25	3.29	0.45	2.91	0.06	1.04	0.04
Bus ⁵⁵										
BUS_RD_BYTE	21.30	2.42	10.87	1.04	1.94	1.18	8.56	1.00	5.24	0.33
BUS_RD_DWORD	21.96	2.51	11.16	1.09	2.13	1.25	8.14	1.00	5.17	0.33
BUS_RD_WORD	21.44	2.54	10.98	1.10	2.11	1.29	8.14	1.01	5.17	0.33
BUS_WRT_BYTE	23.76	2.72	11.62	1.17	3.10	1.26	9.46	0.96	5.76	0.32
BUS_WRT_DWORD	23.52	2.56	11.53	1.10	3.11	1.30	9.48	0.95	5.77	0.32
BUS_WRT_WORD	23.51	2.55	11.54	1.10	3.09	1.28	9.46	0.95	5.76	0.32
BUS_RMW_BYTE	24.44	2.78	12.97	1.19	2.41	1.37	10.28	1.12	6.58	0.37
BUS_RMW_DWORD	24.73	2.82	12.80	1.21	2.23	1.35	10.06	1.13	6.48	0.38
BUS_RMW_WORD	24.00	2.77	12.54	1.19	2.41	1.38	10.25	1.12	6.54	0.38
BUS_TS_BYTE	23.23	2.36	12.23	1.01	2.19	1.28	9.93	0.87	6.45	0.29
BUS_TS_WORD	22.98	2.31	12.14	0.99	2.06	1.15	9.96	0.91	6.5	0.28

⁵⁵ Results will vary with how quickly the module responds to bus cycles. Because of this, incremental times do not appear in the *RX7i Incremental Times* tables.

	CPE01	0	CPE02	20	CRE020) 54	CPE0 CRE03			040 040 ⁵⁴
Instruction	Enabled (µs)	Disabled (µs)								
SVC_REQ										
#1	6.40	1.20	2.75	0.52	2.78	0.79	2.10	0.1	0.77	0.10
#2	6.45	1.04	2.76	0.45	2.74	0.67	2.67	0.35	0.89	0.12
#3	4.94	1.15	2.10	0.49	2.45	0.74	1.39	0.09	0.53	0.10
#4	4.93	1.12	2.09	0.47	2.49	0.74	1.42	0.08	0.54	0.10
#5	4.99	1.19	2.12	0.50	2.49	0.77	1.44	0.10	0.55	0.10
#6	4.62	1.12	1.96	0.47	1.97	0.74	1.46	0.13	0.55	0.11
#7	8.81	1.17	3.67	0.51	3.72	0.78	3.30	0.34	1.05	0.10
#8	7.08	1.07	3.82	0.46	4.00	0.66	3.92	0.34	2.53	0.12
#9	4.12	1.06	1.76	0.46	1.95	0.66	1.83	0.32	0.60	0.11
#10	6.81	1.10	3.02	0.45	3.04	0.67	2.71	0.35	0.91	0.12
#11	4.26	1.12	1.84	0.48	1.90	0.68	1.82	0.34	0.61	0.11
#12	2.25	1.01	0.97	0.44	1.12	0.66	1.02	0.33	0.34	0.11
#13	4.55	1.24	1.96	0.51	2.78	0.75	1.32	0.08	0.51	0.09
#14	424.95	1.16	188.07	0.48	203.10	0.76	197.46	0.09	71.70	0.10
#15	3.18	1.14	1.38	0.49	1.25	0.51	0.94	0.49	0.31	0.16
#16	4.57	1.20	1.94	0.52	2.06	0.70	1.71	0.35	0.57	0.12
#17	2.94	1.13	1.24	0.49	NA	NA	1.27	0.32	035	0.04
#18	112.36	1.18	48.09	0.51	48.20	0.69	69.36	0.33	23.12	0.11
#19	4.61	1.19	1.97	0.51	2.71	0.66	1.51	0.33	0.50	0.11
#20	18.92	1.19	8.09	0.51	7.58	0.65	7.69	0.33	2.56	0.11
#21	36.19	1.23	18.15	0.52	17.77	0.66	13.29	0.32	7.15	0.18
#22	2.86	1.23	1.23	0.53	1.28	0.63	1.19	0.36	0.39	0.12
#23	119.63	1.19	51.22	0.52	54.68	0.65	54.33	0.33	18.01	0.11
#24	150.79	1.17	77.38	0.51	1.26	0.65	58.55	0.32	34.67	0.11
#25	3.03	1.21	1.30	0.52	1.25	0.66	1.30	0.35	0.43	0.121
#26	NA	NA	NA	NA	3.20	2.85	NA	NA	NA	NA
							2.65	2.13	0.88	0.71
#27	NA	NA	NA	NA	3.42	2.85	NA	NA	NA	NA
							2.90	2.16	0.97	0.72
#28	NA	NA	NA	NA	3.19	2.86	NA	NA	NA	NA
							3.30	2.17	1.18	0.73
#32	54.47	1.21	48.97	0.50	NA	NA	47.36	0.30	45.12	0.12
#1.7	NIA	NIA	NIA	NIA	7 5 7	2 0 1	NA	NA	NA	NA
#43	NA	NA	NA	NA	3.53	2.91	NA 2.93	NA 2.11	NA 0.98	NA 0.70
#50	4.48	1.18	1.90	0.51	1.92	0.63	1.76	0.33	0.98	0.70
#51	4.40	1.10	1.90	0.51	1.92	0.63	2.27	0.33	0.59	0.11
	82.65	1.13	42.66	0.49	44.03	0.04	29.75	0.80	10.26	0.10
#56	8765									

RX7i Incremental Times

An Increment time is shown for functions that can have variable length inputs.

Incremental time is added to the base function time for each addition to the length of an input parameter. This time applies only to functions that can have varying input lengths (Search, Array Moves, etc.)

Units:

- For table functions, increment is in units of length specified.
- For bit operation functions, increment is µs per bit.
- For data move functions, μs per unit.

Instruction	CPE010	CPE020	CRE020	CPE030/ CRE030	CPE040/ CRE040
Bit Operation		I			
AND_WORD	0.11572	0.04957	0.05006	0.04553	0.01517
AND_DWORD	0.15567	0.5996	0.6002	0.5095	0.1766
OR_WORD	0.11857	0.05078	0.05039	0.04842	0.01543
OR_DWORD	0.15729	0.06743	0.067	0.05626	0.01859
XOR_WORD	0.1156	0.04983	0.05022	0.04613	0.01532
XOR_DWORD	0.15568	0.06691	0.06669	0.05623	0.0187
NOT_WORD	0.07498	0.03249	0.03248	0.03343	0.01117
NOT_DWORD	0.11946	0.0513	0.05011	0.04666	0.01556
MCMP_WORD	0.26347	0.11279	0.11288	0.0969	0.03228
MCMP_DWORD	0.28671	0.12257	0.1226	0.10587	0.03523
SHL_WORD	0.17382	0.07444	0.0745	0.07786	0.02594
SHL_DWORD	0.18306	0.07839	0.07842	0.07287	0.02428
SHR_WORD	0.18397	0.07872	0.0785	0.08088	0.02686
SHR_DWORD	0.18868	0.08229	0.08062	0.07612	0.02537
BTST_WORD	0.00014	-6E-05	-3E-05	0.00026	0.0001
BTST_DWORD	0.00098	3.3E-05	0.00042	0.00071	0.00024
ROL_WORD	0.1944	0.08303	0.08316	0.08447	0.02821
ROL_DWORD	0.16617	0.07114	0.0714	0.06493	0.02161
ROR_WORD	0.15893	0.06819	0.06809	0.0715	0.02382
ROR_DWORD	0.16617	0.0737	0.07399	0.06634	0.0221
BPOS_WORD	0.76048	0.32549	0.32584	0.28894	0.09634
BPOS_DWORD	1.68499	0.72159	0.7231	0.6378	0.21258
Relational					
EQ_DATA	0.00029	0.00004	0.00021	0.00051	2.6E-05
Conversion					
REAL_TO_UINT	0	0	0	0	0
REAL_TO_DINT	0	0	0	0	0

Instruction	CPE010	CPE020	CRE020	CPE030/ CRE030	CPE040/ CRE040
Data Move		I.		•	
MOVE_BIT	0.01958	0.00821	0.00813	0.00919	0.00307
MOVE_DINT	0.04398	0.01884	0.01943	0.0157	0.00533
MOVE_INT	0.02002	0.00833	0.00863	0.00694	0.00231
MOVE_DWORD	0.04447	0.01904	0.0193	0.01584	0.00528
MOVE_LREAL	0.08989	0.03854	0.03878	0.03242	0.01083
MOVE_UINT	0.02	0.01	0.02	0.03	0.01
MOVE_WORD	0.02046	0.00876	0.00839	0.00704	0.00234
MOVE_REAL	0.04464	0.01914	0.01946	0.01572	0.00523
MOVE_DATA	0.00021	0.00015	0.00015	-0.0002	7.2E-05
MOVE_DATA_EX	0.0011	6.9E-05	6.9E-05	3.2E-05	2.1E-05
DATA_INIT_ASCII	0.01057	0.00459	0.00844	0.00686	0.00101
DATA_INIT_COMM	0.01982	0.00851	0.01724	0.01381	0.00229
DATA_INIT_DLAN	0	0	0	0	0
DATA_INIT_DINT	0.04034	0.01713	0.00878	0.00754	0.00464
DATA INIT DWORD	0.04032	0.01728	0.0084	0.00649	0.00461
DATA_INIT_INT		0.00837	0.01714	0.01392	0.00253
DATA_INIT_REAL	0.03997	0.01711	0	0	0.00453
DATA_INIT_LREAL		0.03457	0.03434	0.02621	0.00902
DATA_INIT_WORD	0.02071	0.00888	0.01718	0.01343	0.0025
DATA_INIT_UINT	0.01971	0.00844	0.00849	0.00732	0.00226
SWAP_WORD	0.18858	0.08076	0.08082	0.07672	0.02551
		0.06834	0.06833	0.0613	0.0204
BLKCLR	0.02528		0.01097	0.0101	0.00334
SHFR_BIT		0.01827	0.01867	0.02013	0.00666
		0.06598	0.06848	0.07023	0.0251
	0.19577	0.08384	0.08263	0.08009	0.02663
Data Table	I	I			I
SORT_INT	0.74431	0.31843	0.31607	0.37118	0.12369
SORT_UINT	0.74589	0.31942	0.317	0.3717	0.12383
SORT_WORD	0.74476	0.31838	0.31632	0.37082	0.12369
TBLRD_INT	0.00096		-9E-05	-0.0005	-0.0002
TBLRD_DINT	-0.0002	-0.0001	0.00016	-0.0001	-9E-05
TBLWRT_INT	0.00048	0.00018	0.00023	1.1E-05	-4E-05
TBLWRT_DINT	-0.0009	-0.0004	-0.0003	-0.0002	-6E-05
 FIFORD_INT	0.1939	0.00816	0.00866	0.00698	0.00234
FIFORD_DINT	0.04449		0.0188	0.01529	0.00511
 FIFOWRT_INT	0.00058	0.00047	0.00046	-3E-05	-1E-05
	-0.0007	-0.0003	-0.0004	0	-1E-05
LIFORD_INT	0.00022	0.00031	0.00042	-7E-05	1.1E-05
LIFORD_DINT	0.00087	0.00037	0.00044	0.00027	8.9E-05
LIFOWRT_INT	0.00037	0.00041	0.00042	0.00011	6.7E-05
LIFOWRT_DINT	-0.0006	-0.0003	-0.0003	0.00019	0
 LIFOWRT_DWORD		0.00029	0.00028	-0.0002	-7E-05

Instruction	CPE010	CPE020	CRE020	CPE030/ CRE030	CPE040/ CRE040
Array			·	·	
ARRAY_MOVE_BIT	0.01967	0.00841	0.00863	0.00914	0.00304
ARRAY_MOVE_BYTE	0.00957	0.00387	0.00379	0.00358	0.00119
ARRAY_MOVE_INT	0.02002	0.00857	0.00857	0.0067	0.00223
ARRAY_MOVE_DINT	0.04762	0.02019	0.02021	0.0164	0.00547
ARRAY_MOVE_WORD	0.02063	0.00883	0.00878	0.00643	0.00211
ARRAY_MOVE_DWORD	0.04489	0.01922	0.01913	0.01529	0.00511
ARRAY_MOVE_UINT	0.02014	0.00863	0.00922	0.00687	0.00231
SRCH_BYTE	0.07277	0.03143	0.03112	0.03001	0.0101
SRCH_WORD	0.07492	0.03186	0.03177	0.02826	0.0094
SRCH_DWORD	0.06664	0.02854	0.02841	0.02641	0.00882
ARRAY_RANGE_DINT	0.5422	0.232	0.23221	0.23434	0.07808
ARRAY_RANGE_INT	0.51968	0.22242	0.22204	0.22419	0.07467
ARRAY_RANGE_UINT	0.51902	0.22204	0.22200	0.22429	0.07492
ARRAY_RANGE_WORD	0.52001	0.22294	0.22249	0.2255	0.07511
ARRAY_RANGE_DWORD	0.55802	0.23898	0.23903	0.23764	0.07917

A-3 Overhead Sweep Impact Times

This section contains overhead timing information for the PACSystems CPUs. This information can be used in conjunction with the estimated logic execution time to predict sweep times for the CPUs. The information in this section is made up of a base sweep time plus sweep impact times for each of the CPU models. The predicted sweep time is computed by adding the sweep impact time(s), the base sweep, and the estimated logic execution time.

See sample calculation for estimating sweep times at Sweep Calculations (in μ S).

The following components make up the total sweep time:

- Programmer communications sweep impact
- I/O Scan and fault sweep impact
- Ethernet Global Data sweep impact
- Intelligent Option Module (LAN modules) sweep impact
- I/O interrupt performance and sweep impact
- Timed interrupt performance and sweep impact

A-3.1 Base Sweep Times

Base sweep time is the time for an empty _MAIN program block to execute, with no configuration stored and none of the windows active. The following table gives the base sweep times in microseconds (µs) for each CPU model.

Family	Model	Run I/O enabled (µs)	Run outputs disabled (µs)
	CPU31056	1086	1076
	CPU315 CPU320 ⁵⁶	180	176
RX3i	CRU32056	198	194
	CPE305 CPE310	426	424
	CPE330		
	CPE010	457	449
	CPE020 CRE020	182	180
RX7i ⁵⁷	CPE030 CRE030	169	165
	CPE040 CRE040	77.4	74.8

⁵⁶ Base sweep time calculated with RUN/STOP switch, single ETM.

⁵⁷ Base sweep time with I/O enabled includes time to scan the status bits for the Ethernet daughterboard.

The following diagram shows the differences between the full sweep phases and the base sweep phases.

i.

Base Sweep vs.	. Full Sweep Phase	es
----------------	--------------------	----

Base Sweep	Full Sweep				
<start of="" sweep=""></start>	<start of="" sweep=""></start>				
Sweep Housekeeping	Sweep Housekeeping				
\checkmark	\checkmark				
NULL Input Scan 58	Input Scan ⁵⁸				
\checkmark	\checkmark				
Program Logic Execution	EGD Consumption Scan 59				
$\overline{\mathbf{v}}$	\checkmark				
NULL Output Scan 58	Program Logic Execution				
\checkmark	\checkmark				
\checkmark	Output Scan ⁵⁸				
\checkmark	\checkmark				
\checkmark	EGD Production Scans ⁵⁹				
\checkmark	\checkmark				
\checkmark	Poll for Missing I/O Modules 60				
\checkmark	\checkmark				
\checkmark	Controller Communications Window				
\checkmark	\checkmark				
\checkmark	Backplane Communications Window				
<end of="" sweep=""></end>	<end of="" sweep=""></end>				

For the base sweep, if there is no configuration, the input and output scan phases of the sweep are NULL (i.e., check for configuration and then end). The presence of a configuration with no I/O modules or intelligent I/O modules (GBC) has the same effect. The logic execution time is not zero in the base sweep. The time to execute the empty _MAIN program is included so that you only need to add the estimated execution times of the functions actually programmed. The base sweep also assumes no missing I/O modules. The lack of programmer attachment means that the Controller Communications Window is never opened. The lack of intelligent option modules means that the Backplane Communications Window is never opened.

 $^{^{\}rm 58}$ If I/O is suspended, the input and output scans are skipped.

 ⁵⁹ If no Ethernet Global Data (EGD) exchanges are configured, the consumption and production scans are skipped.
 ⁶⁰ Polling for missing I/O modules only occurs if a *Loss of ...* fault has been logged for an I/O module.

A-3.2 What the Sweep Impact Tables Contain

In some tables, functions are shown as asynchronously impacting the sweep. This means that there is not a set phase of the sweep in which the function takes place. For instance, the scanning of all I/O modules takes place during either the input or output scan phase of the CPU's sweep. However, I/O interrupts are totally asynchronous to the sweep and will interrupt any function currently in progress.

The communication functions (with the exception of the high priority programmer requests) are all processed within one of the two windows in the sweep (the Controller Communications Window and the Backplane Communications Window). Sweep impact times for the various service requests are all minimum sweep impact times for the defined functions, where the window times have been adjusted so that no time slicing (limiting) of the window occurs in a given sweep. This means that, as much as possible, each function is completed in one occurrence of the window (between consecutive logic scans). The sweep impact of these functions can be spread out over multiple sweeps (limited) by adjusting the window times to a value lower than the documented sweep impact time. For the programmer, the default time is 10 ms; therefore, some of the functions listed in that section will naturally time slice over successive sweeps.

A-3.3 Programmer Sweep Impact Times

The following table shows nominal programmer sweep impact times in microseconds (μ s).

		R۶	{ 3i	RX7i					
Sweep Impact Item	Description	СРU310 (µs)	CPU315 CPU320 CRU320 (µs)	СРЕ010 (µs)	СРЕ020 СRE020 (µs)	СРЕ030 СRE030 (µs)	СРЕО40 СRE0400 (µs)		
Programmer window	The time required to open the Programmer Window but not process any requests. The programmer is attached through an Ethernet connection; no reference values are being monitored.	2.9	0.2	1.95	0.21	0.2	0.2		
Reference table monitor	The sweep impact to refresh the reference table screen. (The %R table was used as the example.) Mixed table display impacts are slightly larger. The sweep impact may not be continuous, depending on the sweep time of the CPU and the speed of the host of the programming software.	4.9	0.29	1.2	0.33	0.26	0.29		
Editor monitor	The sweep impact to refresh the editor screen when monitoring ladder logic. The times given in the table are for a logic screen containing one contact, two coils, and eleven registers. As with the reference table sweep impact, the impact may not be continuous.	4.1	0.31	1.41	0.35	0.31	0.31		

A-3.4 I/O Scan and I/O Fault Sweep Impact

The I/O scan sweep impact has two parts, Local I/O and Genius I/O. The equation for computing I/O scan sweep impact is:

 I/O Scan Sweep Impact
 =
 Local Scan Impact
 +
 Genius I/O Scan

Sweep Impact of Local I/O Modules

The I/O scan of I/O modules is impacted as much by location and reference address of a module as it is by the number of modules. The I/O scan has several basic parts.

I/O Scan	Description
Rack Setup Time	Each expansion rack is selected separately because of the addressing of expansion racks on the VME bus. This results in a fixed overhead per expansion rack, regardless of the number of modules in that rack.
Per Module Setup Time	Each Local I/O module has a fixed setup scan time.
Byte Transfer Time	The actual transfer of bytes is much faster for modules located in the main rack than for those in expansion racks. The byte transfer time differences will be accounted for by using different times for I/O modules in the main rack versus expansion racks.

In addition, analog input expander modules (the same as Genius blocks) have the ability to be grouped into a single transfer as long as consecutive reference addresses are used for modules that have consecutive slot addresses. Each sequence of consecutively addressed modules is called a scan segment. There is a time penalty for each additional scan segment.

RX7i I/O Module Types

Туре	Part Numbers
Discrete Input Type I (16 point, 14 point)	IC697MDL240, IC697MDL241, IC697MDL251, IC697MDL640, IC697MDL671
Discrete Input Type II (32 point)	IC697MDL250, IC697MDL252, IC697MDL253, IC697MDL254, IC697MDL651, IC697MDL652, IC697MDL653, IC697MDL650, IC697MDL654
Discrete Output Type I (16 point, 12 point)	IC697MDL340, IC697MDL341, IC697MDL740, IC697MDL940
Discrete Output Type II (32 point)	IC697MDL350, IC697MDL750, IC697MDL752, IC697MDL753
Analog Input Type I (8 Channel)	IC697ALG230
Analog Input Type II (16 Channel with 8 channel AI module)	IC697ALG440, IC697ALG441
Analog Output (4 channel)	IC697ALG320

RX7i Module Sweep Impact Times

The following table provides sweep impact times for modules in the Main rack and in an expansion (Exp) rack. The base case provides the overhead a single module in the rack. The increment (Inc) refers to the overhead for each similar module that is added to the same rack.

Model	CPE010 (μs)			CPE020/CRE020 (µs)			CPE030/CRE030 (µs)				CPE040/CRE040 (µs)				
Rack	Main	•	Ехр		Main		Ехр		Main	Main Exp			Main		Ехр	
Impact	Base	Inc	Base	Inc	Base	Inc	Base	Inc	Base	Inc	Base	Inc	Base	Inc	Base	Inc
Discrete In. Type - I	35.8	9.3	29.6	30.2	9.5	6.3	10.2	13.8	10.2	10.6	14.4	16.5	5.1	4.1	6.0	9.8
Discrete In. Type - II	35.1	13.4	34.3	31.9	12.1	6.6	14.5	10.9	10.5	6.4	14.4	16.5	5.7	4.6	9.9	13.7
Discrete Out. Type - I	38.9	14.8	33.1	33.0	12.9	6.2	11.7	14.4	11.5	6.4	10.8	12.9	6.0	4.5	6.3	10.0
Discrete Out. Type - II	40.2	15.8	36.9	37.2	13.6	7.3	16.2	18.1	11.7	6.9	14.5	17.2	7.0	5.7	10.4	13.9
Per fault message	106.254	_	111.01	_	44.608	_	45.716	_	_	_	_	_	_	_	_	_
Analog In. Type 1	49.5	26.3	71.6	54.7	19.2	11.7	40.3	35.3	16.3	11.9	38	34	9.9	8.7	31.3	30.6
Analog Exp – Type 2	80.1	15.2	133.9	58.6	33.5	12.6	96.8	56.4	30.1	13.7	94.9	57	22.4	12.6	87.0	55.4
Analog Out.	49.9	25.1	63.2	39.6	16.6	11.2	29.3	24.7	15.2	10.2	27	22.3	8.4	7.1	20.1	19.2
Per fault message	86.207	_	86.7	_	40.135		60.762	_	_	_		_	_	_	_	_
Analog In. VAL132	74.0	54.3	N/A	N/A	44.9	38.2	N/A	N/A	42.8	38.1	N/A	N/A	35.8	32.2	N/A	N/A
Analog In. VME-3125A	64.7	47.9	N/A	N/A	34.1	32.6	N/A	N/A	35.1	32.4	N/A	N/A	28.8	28.7	N/A	N/A
Analog In. VAL264	91.4	74.8	N/A	N/A	61.7	59.6	N/A	N/A	60.9	57.8	N/A	N/A	53.6	48.2	N/A	N/A
Analog In. VME-3122A	88.1	72.1	N/A	N/A	62.7	59.1	N/A	N/A	62.4	59.5	N/A	N/A	55.0	54.1	N/A	N/A
Analog In. VRD008	86.5	38.0	N/A	N/A	33.4	33.4	N/A	N/A	38.8	28.4	N/A	N/A	41.2	37.0	N/A	N/A
Analog Out. VAL301	96.5	67.0	N/A	N/A	52.3	47.5	N/A	N/A	45.1	42.3	N/A	N/A	43.0	38.7	N/A	N/A
Discrete In. VDD100	54.1	33.1	N/A	N/A	24.4	18.3	N/A	N/A	31.3	28.4	N/A	N/A	26.1	23.4	N/A	N/A
Discrete In. VME-1182A	50.5	29.2	NA	NA	24.5	18.1	N/A	N/A	22.5	18.7	N/A	N/A	14.7	14.7	N/A	N/A
Discrete Out. VDQ120	71.6	45.6	N/A	N/A	32.1	25.2	N/A	N/A	30.2	27.9	N/A	N/A	20.6	18.5	N/A	N/A
Discrete Out. VDR151	87.2	70.6	N/A	N/A	36.1	34.0	N/A	N/A	32.2	29.2	N/A	N/A	28.7	23.5	N/A	N/A

RX3i I/O Module Types

Туре	Part Numbers
Discrete Input, 16 point	IC694MDL240, IC694MDL241, IC694MDL645, IC694MDL646
Discrete Input - Smart Digital Input, 16 point	IC695MDL664
Discrete Input, 32 point	IC694MDL654, IC694MDL655, IC694MDL654
Discrete Output, 8 point	IC694MDL330, IC694MDL732, IC694MDL930, IC694MDL940
Discrete Output, 16 point and 12 point	IC694MDL340, IC694MDL341, IC694MDL740, IC694MDL741
Discrete Output – Smart Digital Output. 16 point	IC695MDL765
Discrete Output, 32 point	IC694MDL350, IC694MDL340, IC694MDL742, IC694MDL752, IC694MDL753, IC694MDL940
Discrete Output, 32 point	IC694MDL758
Discrete In/Out, 8 point	IC693MDR390, IC693MAR590
Analog Input, 4 Channel	IC695ALG220, IC694ALG221
Analog Input, 6 Channel	IC695ALG106
Analog Input, 12 channel	IC695ALG112
Analog Input, 16 Channel	IC694ALG222, IC694ALG223
Analog Output, 2 channel	IC694ALG390, IC694ALG391
Analog Mixed Input/Output	IC694LG442
Analog Input with Diagnostics	IC694ALG232, IC694ALG233
Analog Mixed Input/Output with Diagnostics	IC694ALG542

RX3i I/O Module Sweep Impact Times

The following table provides sweep impact times for modules in the Main rack and in an expansion (Exp) rack. The base case provides the overhead for a single module in the rack. The increment (Inc) refers to the overhead for each similar module that is added to the same rack. To estimate sweep impact for modules in a remote rack, multiply the time in the main rack by 6:

main rack base time × 6 = approximate sweep impact in remote rack

	CPU310 (µs)				CPU315/CPU320 (µs)				CPE305/CPE310 (µs			µs)
	Main Rack Exp		Main	Main Rack Exp			Main F	Rack	Ex	р		
	Base	Inc	Base	Inc	Base	Inc	Base	Inc	Base	Inc	Base	Inc
Discrete Input 16 point	57.1	41.4	87.6	74.4	37.4	34.6	68.2	66.3	-	-	-	-
Discrete Input 16 point (Smart Digital Input – IC695MDL664)	24.6	21.6	NA	NA	-	I	NA	NA	I	-	-	-
Discrete Input 32 point	78.4	59.7	105.9	96.1	56.2	55.3	86.1	85.7	-	-	-	-
Discrete Output 8 point	61.0	40.3	84.3	74.9	35.6	34.7	64.5	65.5	-	-	-	-
Discrete Output 16 point	61.5	38.9	87.0	74.4	35.4	34.5	65.2	64.9	-	-	-	-
Discrete Output 16 point (Smart Digital Output – IC695MDL765)	24.8	21.4	NA	NA	-	-	NA	NA	-	-	-	-
Discrete Output 32 point	79.7	57.0	101.8	90.6	54.4	50.1	81.8	81.9	-	-	-	-
Discrete Output 32 point (IC694MDL758)	-	-	-	-	128.6	123.7	220.9	216.0	193.1	-	288.5	-
Discrete Mixed 8 point in/ 8 point out	104.5	85.7	167.0	151.7	72.2	68.9	132.3	131.2	-	-	-	-
Analog In/Out 4 channel	114.9	99.0	142.7	132.0	93.7	92.5	124.8	123.3	-	-	-	-
Analog Input 16 channel	427.7	407.1	538.8	538.0	385.3	378.8	499.9	499.3	-	-	-	-
Analog Output 2 channel	98.3	80.8	154.4	143.4	69.7	66.8	129.1	128.3	-	-	-	-
Analog Input 6 channel, IC695ALG106	92.9	73.4	N/A	N/A	51.6	51.0	N/A	N/A	-	-	-	-
Analog Input 12 channel, IC695ALG112	111.7	94.8	N/A	N/A	66.8	58.7	N/A	N/A	-	-	-	-
Universal Analog IC695ALG600	90.3	77.2	N/A	N/A	50.9	45.7	N/A	N/A	I	-	-	-
Analog Input 8 channel IC695ALG608	84.4	68.3	N/A	N/A	43.3	39.8	N/A	N/A	-	-	-	-
Analog Input 16 channel IC695ALG616	99.5	82.6	N/A	N/A	56.3	55.6	N/A	N/A	-	-	-	-
Analog Output 4 channel IC695ALG704	122.0	101.8	N/A	N/A	54.6	48.3	N/A	N/A	-	-	-	-
Analog Output 8 channel IC695ALG708	121.6	103.3	N/A	N/A	54.7	49.6	N/A	N/A	-	-	_	-

Worksheet A: I/O Module Sweep Time

The following form can be used for computing I/O module sweep impact. The calculation contains times for analog input expanders that are either grouped into the same scan segment as the preceding module or are grouped in a separate new scan segment. The sweep impact times of I/O Modules can be found at *RX7i Module Sweep Impact Times* and *RX3i I/O Module Sweep Impact Times*.

Number of expansion racks Sweep impact per expansion rack	×	=
Number of discrete I/O modules—main rack Sweep impact per discrete I/O module—main rack	×	=
Number of discrete I/O modules—expansion rack Sweep impact per discrete I/O module—expansion rack	x	=
Number of analog input base and output modules—main rack Sweep impact per analog input base and output module—main rack	×	=
Number of analog input expander modules (same segment)—main rack Sweep impact per analog input expander module (same segment)—main rack	×	=
Number of analog input expander modules (new segment)—main rack Sweep impact per analog input expander module (new segment)—main rack	×	=
Number of analog input base and output modules—expansion rack Sweep impact per analog input base and output module—expansion rack	×	=
Number of analog input base and output modules (same segment)—exp. rack Sweep impact per analog input base and output module (same seg.)—exp. rack	×	=
Number of analog input base and output modules (new segment)—exp. rack Sweep impact per analog input base and output module (new seg.)—exp. rack	×	=
Predicted I/O Module Sweep Impact		

Note: If point faults are enabled, substitute the corresponding times for point faults enabled.

Sweep Impact of Genius I/O and GBCs

For the sweep impact of Genius I/O and Genius Bus Controllers (GBC), there is a sweep impact for each GBC, a sweep impact for each scan segment, and a transfer time (per word) sweep impact for all I/O data.

The GBC sweep impact has three parts:

- 1. Sweep impact to open the System Communications Window. This is added only once when the first intelligent option module (of which the GBC is one) is placed in the system.
- 2. Sweep impact to poll each GBC for background messages (datagrams). This part is an impact for every GBC in the system.
- **Note:** Both the first and second parts of the GBC's sweep impact may be eliminated by closing the Backplane Communications Window (setting its time to 0). This should only be done to reduce scan time during critical phases of a process to ensure minimal scan time. Incoming messages will timeout and COMM_REQs will stop working while the window is closed.
 - 3. Sweep impact to scan the GBC. This results from the CPU notifying the GBC that its new output data has been transferred, commanding the GBC to ready its input data, and informing the GBC that the CPU has finished another sweep and is still in RUN Mode.

A scan segment for a Genius I/O block consists of consecutive memory locations starting from a particular reference address. A new scan segment is created for each starting input or output reference address. The time to process a single scan segment is higher for an input scan segment than it is for an output scan segment. The scan segment processing is the same for analog, discrete, and global data scan segments. Discrete data is transferred a byte at a time and takes longer to complete the transfer than analog data, which is transferred a word at a time. Global data should be counted as either discrete or analog, based on the memory references used in the source or destination.

Sweep Impact Time of Genius I/O and GBCs

Note: Functions in **bold type** impact the sweep continuously. All other functions impact the sweep only when invoked. Not all the timing information listed in the following table was available at print time for this manual (the blank spaces).

	CPU310 (μs)	СРЕ010 (µs)	СРЕ020 (µs)	СРЕ030 (µs)	СРЕ040 (µs)
Genius Bus Controller					
open backplane communications window	30.0	24.0	4.0	4.0	1.0
per Genius Bus Controller polling for background messages	403.0	19.0	11.0	9.0	6.0
per Genius Bus Controller I/O Scan					
Genius Bus Controller in the main rack	469.0	1.0	1.0	1.0	1.0
Genius Bus Controller in the expansion rack	683.0	11.0	7.0	6.9	1.0
Genius I/O Blocks					
per I/O block scan segment	3.0	217.0	217.0	193.7	208.0
per I/O block scan segment w/point faults enabled	3.0	217.0	217.0	194.8	213.0
per byte discrete I/O data in the main rack	13.0	3.0	3.0	2.1	3.0
per byte discrete I/O data in expansion racks	16.0	8.0	5.0	4.2	4.0
per word analog I/O data in the main rack	24.0	5.0	4.0	4.0	5.0
per word analog I/O data in expansion racks	34.0	11.0	8.0	8.0	11.0

Worksheet B: Genius I/O Sweep Time

Use the following worksheet for predicting the sweep impact due to Genius I/O. The sweep impact times can be found in *Sweep Impact Time of Genius I/O and GBCs*.

Open backplane communications window		=
GBC poll for background messages Number of GBCs	×	=
GBC I/O scan for the main rack		
Number of GBCs in the main rack	X	=
GBC I/O scan for the expansion rack		
Number of GBCs in the expansion rack	X	=
Input block scan segments—number of I/O block scan segments—sweep impact	×	=
Output block scan segments—number of	· · · · · · · · · · · · · · · · · · ·	
I/O block scan segments—sweep impact	×	=
Bytes of discrete I/O data on GBCs—main rack Sweep impact/bytes of discrete I/O data—main rack	x	=
Bytes of discrete I/O data on GBCs—expansion racks Sweep impact/bytes of discrete I/O data—expansion racks	×	=
Words of analog I/O data on GBCs—main rack Sweep impact/word analog I/O data—main rack	×	=
Words of analog I/O data on GBCs—expansion racks Sweep impact/word analog I/O data—expansion racks	×	=
Predicted Genius I/O Scan Impact		

A-3.5 Ethernet Global Data Sweep Impact

Note: Refer to the section A-3.6 for Embedded Ethernet interface on RX3i CPE305/310 specific information.

Depending on the relationship between the CPU sweep time and an Ethernet Global Data (EGD) exchange's period, the exchange's data may be transferred every sweep or periodically after some number of sweeps. Therefore, the sweep impact varies based on the number of exchanges that are scheduled to be transferred during the sweep. All of the exchanges must be taken into account when computing the worst-case sweep impact.

The Ethernet Global Data (EGD) sweep impact has two parts, Consumption Scan and Production Scan:



Exchange Overhead

This sweep impact should be taken into account when configuring the CPU constant sweep mode and setting the CPU watchdog timeout.

Where the Consumption and Production Scans consist of two parts, exchange overhead and byte transfer time:

+

Scan Time =

Byte Transfer Time

Exchange Overhead

Exchange overhead includes the setup time for each exchange that will be transferred during the sweep. When computing the sweep impact, include overhead time for each exchange.

Note: The exchange overhead times in the table below were measured for a test-case scenario of 1400 bytes over 100 variables.

EGD Exchange Overhead Time							
		Embedded Ethernet Interface (µs)	Rack-based Ethernet Module (μs)				
CPE305/CPE310	Consume / READ	61	62				
	Produce / WRITE	61	_				
CPU310/NIU001	Consume / READ	NA	233.6				
	Produce / WRITE	NA	480.6				
CPU315/CPU320	Consume / READ	NA	100.0				
	Produce / WRITE	NA	195.1				
CPE010	Consume / READ	184.3	238.2				
	Produce / WRITE	342.0	452.0				
CPE020	Consume / READ	87.7	117.8				
	Produce / WRITE	187.9	257.5				
CPE030	Consume / READ	85.1	114.1				
	Produce / WRITE	191.8	253.5				
CPE040	Consume / READ	35.08	47.12				
	Produce / WRITE	75.16	103.0				

⁶¹ EGD Class 1 for this CPU type requires RX3i CPE310/CPE305 Firmware Release 8.30 or later. Prior to that, EGD was only possible in RX3i via the ETM001 module. Refer to the section A-3.6.

⁶² Performance data not available for this release.

Data Transfer Time

- *Note:* This is the time required to transfer the data between the CPU module and the rack-based Ethernet module. EGD data transfer times do not increase linearly in relation to data size. Please use the data values in the table below to estimate data transfer times.
- **Note:** CPE modules do not need to use this table with respect their embedded Ethernet port, as there is no transfer of data across the backplane related to EGD traffic.

CPU	Data Size (Bytes)	Direction	Embedded Ethernet Interface (µS)	Rack-based Ethernet Module (µS)
CPU310	1	Consume / READ	NA	9.3
NIU00163	100	Consume / READ	NA	51.8
	200	Consume / READ	NA	97.9
	256	Consume / READ	NA	123.8
	1	Produce / WRITE	NA	6.5
	100	Produce / WRITE	NA	14.1
	200	Produce / WRITE	NA	17.7
	256	Produce / WRITE	NA	19.3
CPU315	1	Consume / READ	NA	6.2
CPU320	100	Consume / READ	NA	49.5
	200	Consume / READ	NA	96.4
	256	Consume / READ	NA	122.8
	1	Produce / WRITE	NA	3.4
	100	Produce / WRITE	NA	9.9
	200	Produce / WRITE	NA	14.9
	256	Produce / WRITE	NA	16.5
CPE010	1	Consume / READ	4.1	8.8
	100	Consume / READ	25.7	23.5
	200	Consume / READ	49.0	38.6
	256	Consume / READ	61.4	46.8
	1	Produce / WRITE	1.9	8.8
	100	Produce / WRITE	4.0	16.5
	200	Produce / WRITE	6.0	22.2
	256	Produce / WRITE	7.1	25.1
CPE020	1	Consume / READ	2.7	5.5
	100	Consume / READ	23.6	19.5
	200	Consume / READ	46.3	34.9
	256	Consume / READ	58.9	42.7
	1	Produce / WRITE	0.8	5.5
	100	Produce / WRITE	2.7	13.9
	200	Produce / WRITE	4.7	19.2
	256	Produce / WRITE	5.9	22.1

⁶³ EGD performance is different on the IC695NIU001+ (versions-AAAA and later) compared to the IC695NIU001. In general consumed data exchanges with a size greater than 31 bytes will result in contributing less of a sweep time impact and data exchanges with a size less than that will contribute slightly greater sweep impact. All produced exchanges on the IC695NIU001+ will appear to have a slightly greater sweep impact when compared to the IC695NIU001.

CPU	Data Size (Bytes)	Direction	Embedded Ethernet Interface (µS)	Rack-based Ethernet Module (µS)
CPE030	1	Consume / READ	2.8	5.3
	100	Consume / READ	25.8	18.7
	200	Consume / READ	50.7	33.4
	256	Consume / READ	60.1	40.4
	1	Produce / WRITE	0.8	5.5
	100	Produce / WRITE	2.5	13.1
	200	Produce / WRITE	4.2	18.2
	256	Produce / WRITE	5.2	21.5
CPE040	1	Consume / READ	1.9	3.85
	100	Consume / READ	21.1	10.1
	200	Consume / READ	43.5	31.4
	256	Consume / READ	56.5	39.2
	1	Produce / WRITE	0.3	3.8
	100	Produce / WRITE	1.8	11.8
	200	Produce / WRITE	3.6	16.8
	256	Produce / WRITE	4.8	19.8

Worksheet C: Ethernet Global Data Sweep Time

Number of consumed exchanges									
Sweep impact per exchange	Х		=						
Number of data bytes in all of the consumed exchanges									
Sweep impact per consumed data byte	×		=						
Number of produced exchanges									
Sweep impact per exchange	Х		=						
Number of data bytes in all of the produced exchanges									
Sweep impact per produced data byte	х		=						
Pr	Predicted EGD Sweep Impact								

A-3.6 EGD Sweep Impact for Embedded Ethernet Interface on RX3i CPE305 and CPE310

Each EGD production or consumption will take about 200 µs regardless of size of exchange. For Produced Exchanges on the embedded port you can think of it as a timed interrupt block that takes 200µs duration to execute each time it is triggered. For Consumed Exchanges on the embedded port you can think of it as an I/O interrupt block that takes 200µs duration to execute each time the remote unit sends an exchange and it is received on the embedded port.

It is important to note that this 200µs per exchange is not a simple 'sweep impact' time, rather per execution of that exchange time, and depending on sweep time length and production period it may occur more than one time per sweep.

Users configuring systems with EGD on an embedded Ethernet port should take care to make sure that production and consumption time on the embedded Ethernet port is accounted for.

EGD Sweep impact for RX3i CPE305/310 Embedded Ethernet Interface:

The impact of EGD Exchanges configured on Embedded Ethernet Interface of RX3i CPE305/310 on the Controller sweep can be reflected in two parameters :

- 1. **Total_EgdImpactPerWDT_ms**: This is the total EGD impact per Watchdog Time period configured in milliseconds (ms).
- 2. *EgdProcessorUtilization* %: This is the percentage EGD processor utilization.

The formula for calculating these two parameters are shown below:

$$Total_EgdImpactPerWDT_ms = \sum_{n=1}^{255} \left(\frac{Wdt_ms}{Period_ms_n} \times ExchangePresent_n \times 0.200 \right)$$
$$EgdProcessorUtilization_\% = \left(\frac{Total_EgdImpactPerWDT_ms}{Wdt_ms} \right) \times 100$$

Wdt_ms - Watchdog time configured in ms

 $Period_ms_n$ – Exchange Period nth Exchange, as configured in ms (Production Period for production exchanges and Consumption timeout for consumption exchanges

 $ExchangePresent_n - n^{th}$ Exchange configured (value=1) or not configured (value=0)

It is recommended that the calculated *EgdProcessorUtilization*_% for a given EGD exchange configuration and Watchdog period should be less than 50-55% for stable operation within watchdog period without WDT elapse.

Note: The higher percentage of this parameter indicates that the EGD on Embedded Ethernet interface could have a greater impact on CPU applications.

SN	EGD Exchange	Type of Exchange	Period	Total_EgdImpactPerWDT_ms[n]	
1	EGD Exchange#1	Producer	25	1.600	
2	EGD Exchange#2	Producer	25	1.600	
3	EGD Exchange#3	Producer	30	1.333	
4	EGD Exchange#4	Producer	30	1.333	
5	EGD Exchange#5	Consumer	30	1.333	
6	EGD Exchange#6	Consumer	50	0.800	
7	EGD Exchange#7	Consumer	50	0.800	
8	EGD Exchange#8	Consumer	50	0.800	
	Total_EgdI	mpactPerWDT_ms		9.600	
EgdProcessorUtilization_% 4.800					

Example Calculation for EGD Utilization on CPE305/310:-

The watchdog time configured is 200ms for below table calculations:

Normal Sweep – EGD on RX3i CPE305/310 Embedded Ethernet Interface:

The following table shows the chart for setting up EGD exchanges on Embedded Ethernet for RX3i CPE305/310 with a no sweep load and no network traffic. The table is a compilation of results based on testing with two RX3i CPE310 Systems in which one is acting as the EGD Producer and the other is acting as the EGD Consumer.

SN	Production Period [Consumption Timeout*] (ms)	Data size per Exchange (Bytes)	Maximum Number of EGD Exchanges (Recommended)
А	500	1400	254
В	500	200	255
С	500	10	255
D	300	1400	166
Е	300	200	255
F	300	10	255
G	200	1400	109
Н	200	200	255
Ι	200	10	255
J	100	1400	54
К	100	200	255
L	100	10	255
М	50	1400	27
Ν	50	200	127
0	50	10	230
Р	30	1400	16
Q	30	200	75
R	30	10	136
S	20	1400	11
Т	20	200	50
U	20	10	91

* **Note**: The previous table shows the value of Production Period (ms). Note that the *Consumption Timeout* is set as twice the *Production Period* on the other consuming CPE310 node. For example, for A, the *Production Period* for all the Producer exchanges is set to *500ms*. This indicates that the *Consumption Timeout* for all of the consumer exchanges on the consuming node is set to *1000ms* (twice the production period).

The following are important points to be considered when configuring EGD exchanges on Embedded Ethernet Interface.

- 1. The recommended values in the given table should be used in conjunction with the recommended limit value for *EgdProcessorUtilization_*% as per the watchdog time and sweep load of the application.
- 2. EGD Consumption and Production below 20ms are not recommended for Embedded Ethernet Interface on with CPE305/310.
- 3. It is advisable to limit the number of EGD exchanges or EGD load on Embedded Ethernet Interface of the CPE305/310, and use higher periods while defining the system and configuration, and take into account the sweep load for minimizing EGD sweep impact.

Constant Sweep - EGD on RX3i CPE305/310 Embedded Ethernet Interface:

The EGD on Embedded Ethernet Interface can be treated as interrupt blocks. Therefore, EGD exchanges with Constant sweep may cause sweep overruns and should be avoided. It is also recommended that the Production period for Producer exchanges be set to multiples (3 and above) of the Constant sweep time set to avoid stale data being produced by the CPE305/310 system on Embedded Ethernet Interface. Some of the factors affecting the Constant sweep overruns with EGD on Embedded Ethernet Interface are Constant sweep time, No of Exchanges, Production period, and Exchange data size.

The Constant sweep with EGD exchanges configured on Embedded Ethernet Interface and timed or I/O interrupts will also cause constant sweep overruns and are not recommended.

A-3.7 Sweep Impact of Intelligent Option Modules

The tables in this section list the sweep impact times in microseconds (µs) for intelligent option modules. The fixed sweep impact is the sum of the polling sweep impact and the I/O scan impact. The opening of the Backplane Communications Window and the polling of each module have relatively small impacts compared to the sweep impact of CPU memory read or write requests.

Intelligent option modules include GBCs being used for Genius LAN capabilities. The sweep impact for these intelligent option modules is highly variable.

Fixed Sweep Impact Times of Intelligent Option Modules, RX7i

Sweep Impact Item	CPE010 (μs) CPE020 (μs)		CPE030 (µs)	СРЕО40 (µs)				
IC698ETM001	104	51	48	36				
IC698HSC700	267	267 157 148 1						
IC697BEM731 (GBC)	See Sweep Impac	See Sweep Impact Time of Genius I/O and GBCs.						

CPU310 (µs) CPU315/CPU320 (us) NIU001+ (us) Sweep Impact Main Ехр Main Exp Main Item Base Base Base Inc Base Base Inc Inc Base Inc Inc IC694APU300B 1085 1109 and earlier IC694APU300-CA and later Classic 275964 204365 _ Enhanced 407464 327665 _____ _ ____ IC694BEM33166 See footnote — — _ — _ _ _ IC694DSM31467 See footnote _ See footnote IC695ETM001 199 _ NA NA 188 51 NA NA _ NA _ IC695HSC304 208.7 173.9 NA 136.4 131.0 NA NA NA NA

202.6

60

105

140

106

See footnote

200.3

_

NA

NA

NA

NA

NA

NA

NA

_

_

NA

Fixed Sweep Impact Times of RX3i Intelligent Option Modules

⁶⁴ CPU firmware version 7.13

282.4

132

196

206

248

NA

256.5

NA

NA

NA

NA

NA

NA

NA

IC695HSC308

IC695PBM300

100 bytes Input,

100 bytes Output 100 bytes Input,

200 bytes Output 200 bytes Input.

100 bytes Output IC695PNC00168

No I/O

Ехр

Inc

_

_

_

NA

NA

NA

NA

NA

NA

NA

NA

_

NA

⁶⁵ CPU firmware version 7.14 ⁶⁶ See Sweep Impact Time of Genius I/O and GBCs

⁶⁷ See DSM314 Sweep Impact

⁶⁸ See PROFINET Controller (PNC001) and PROFINET I/O Sweep Impact

PROFINET Controller (PNC001) and PROFINET I/O Sweep Impact

The PLC CPU sweep impact for a PROFINET IO network is a function of the number of PNCs, the number of PROFINET devices, and the number of each PROFINET device's IO modules. The table below shows the measured sweep impact of the RX3i PROFINET Controller, supported VersaMax PROFINET devices, and I/O modules.

Sweep Impact Item	CPU315/CPU320 (µs)
RX3i PROFINET Controller (PNC)	50
RX3i Devices	
PROFINET Scanner (PNS) IC695PNS001	46
ALG442 Mixed Analog	54
ALG220 Analog Input	27
ALG390 Analog Output	24
MDL645 Discrete Input	23
MDL740 Discrete Output	22
VersaMax Devices	
PROFINET Scanner (PNS), IC200PNS001	40
Discrete Input Module (8/16/32 pt.)	23
Discrete Output Module (8/16/32 pt.)	18
Analog Input Module (15 channel)	59
Analog Output Module (12 channel)	21
CMM020 (64AI/64AQ)	204

To calculate the total expected PLC sweep impact for a PROFINET I/O network, add the individual sweep impact times for each PROFINET Controller, PROFINET Device, and PROFINET Device I/O module, using the times provided above.

For example, for a PROFINET I/O network that consists of one PNC and one VersaMax PROFINET Scanner, which has both an 8 point input and an 8 point output module:

Expected PLC Sweep Impact = 50 (PNC) + 40 (PNS) + 23 (8pt. Input) + 18 (8pt. Output)

DSM314 Sweep Impact

No. of Axes	Rx3i CPU31	Rx3i NIU001+ Rack (µs)		
Configured	Main	Ехр	Main	Ехр
1	1535	2160	1830	2360
2	2018	2906	2304	3160
3	2500	6371	2840	3920
4	2990	4430	3350	4680

A-3.8 I/O Interrupt Performance and Sweep Impact

There are several important performance numbers for I/O interrupt blocks. The sweep impact of an I/O interrupt invoking an empty block measures the overall time of fielding the interrupt, starting up the block, exiting the block, and restarting the interrupted task. The time to execute the logic contained in the interrupt block affects the limit by causing the CPU to spend more time servicing I/O interrupts and thus reduce the maximum I/O interrupt rate.

The minimum, typical, and maximum interrupt response times reflect the time from when a single I/O module sees the input pulse until the first line of ladder logic is executed in the I/O interrupt block. Minimum response time reflects a 300 µs input card filter time + time from interrupt occurrence to first line of ladder logic in I/O interrupt block. The minimum response time can only be achieved when no intelligent option modules are present in the system and the programmer is not attached. Typical response time is the minimum response time plus a maximum interrupt latency of 2.0 ms. This interrupt latency time is valid, except when one of the following operations occurs:

- The programmer is attached.
- A store of logic, RUN Mode Store, or word-for-word change occurs.
- A fault condition (logging of a fault) occurs.
- Another I/O interrupt occurs.
- The CPU is transferring a large amount of input (or output) data from an I/O controller (such as a GBC). Heavily loaded I/O controllers should be placed in the main rack whenever possible.
- An event that has higher priority and requires a response occurs. An example of this type of event is clearing the I/O fault table.

Any one of these events extends the interrupt latency (the time from when the interrupt card signals the interrupt to the CPU to when the CPU services the interrupt) beyond the typical value. However, the latency of an interrupt occurring during the processing of a preceding I/O interrupt is unbounded. I/O interrupts are processed sequentially so that the interrupt latency of a single I/O interrupt is affected by the duration of the execution time of all preceding interrupt blocks. (The worst case is that every I/O interrupt in the system occurs at the same time so that one of them has to wait for all others to complete before it starts.)

The maximum response times shown below do not include the two unbounded events.

Sweep Impact Item	СРЕ305 СРЕ310 (µs)	CPU310 (µs)	СРU315/ СРU320 (µs)	СРЕ010 (µs)	СРЕ020 (µs)	СРЕ030 (µs)	СРЕ040 (µs)
I/O interrupt sweep impact	_69	127.8	-	309.7	335	125.6	24.0
Minimum response time	_	151.7	326.1	392.4	334	330.6	315.2
Typical response time		175.0	327.3	396.1	336	331.5	315.5
Maximum response time		302.7	346.2	434.9	359	375.1	325.7

I/O Interrupt Block Performance and Sweep Impact Times

Note that the min, typical, and max response times include a 300 µs Input card filter time.

⁶⁹ Performance data not available for this release.

Dropped Interrupts

When multiple interrupts are triggered during the interrupt latency period, it is possible that interrupt blocks will only be executed one time even though the interrupt trigger has occurred more than once. The likelihood of this occurring will increase if the system interrupt latency has increased due to the specific configuration and use of the system.

This will not cause the CPU to miss a given interrupt; just consolidate the number of times an interrupt block is executed even though the interrupt stimulus had occurred more than one time.




Figure 42: Interrupt Execution Considerations

Worksheet D: Programmer, IOM, I/O Interrupt Sweep Time

The following worksheet can be used to calculate the sweep impact times of programmer sweep impact, intelligent option modules, and I/O Interrupts. For time data, refer to the following tables:

Programmer Sweep Impact Times

RX7i Module Sweep Impact Times or RX3i I/O Module Sweep Impact Times

Sweep Impact Time of Genius I/O and GBCs

Programmer sweep impact			=
IOM—first module (open comm. window) IOM—per module (polling) LAN module I/O scan		+	
Total IOM Sweep Impact			=
CPU memory access from IOMs			=
I/O interrupt sweep impact I/O interrupt response time		+	=
	Predicted Sweep Time (Other)		

A-3.9 Timed Interrupt Performance

The sweep impact of a timed interrupt invoking an empty program block or timed program measures the overall time of fielding the interrupt, starting up the program or block, exiting the program or block, and restarting the interrupted task. The minimum, average, and maximum interrupt period reflect the time period from when the first line of ladder logic is executed in the timed interrupt block.

Timed Interrupt Performance and Sweep Impact Times for a 0.001s Timed Interrupt Block

Sweep Impact Item	CPU310 (µs)	CPU315 CPU320 (μs)	СРЕ010 (µs)	СРЕ020 (µs)	СРЕ030 (µs)	СРЕ040 (µs)
Timed interrupt sweep impact	87.3	26.2	88.6	28.0	31.2	23.3
Minimum interrupt period	908.3	969.8	951.4	946.0	922.8	973.0
Average interrupt period	1000.0	1000.0	1005.5	999.7	1000.0	999.9
Maximum interrupt period	1081.2	1030.8	1056.6	1054.0	1077.0	1026.9

A-3.10 Example of Predicted Sweep Time Calculation

The sweep time estimate in this example does not include a time for logic execution. The calculated sweep is for normal sweep time with point faults disabled, and the programmer is not attached. The times used in the calculation are extracted from the following tables:

Base Sweep Times

RX7i Module Sweep Impact Times or RX3i I/O Module Sweep Impact Times

Sweep Impact Time of Genius I/O and GBCs.

A sample calculation of predicted sweep times is provided after the example.

Sample RX7i System Configuration

PS	CPE010	BTM	32PT Input	32PT Input	32PT Output	32PT Output	8CHN Analog Input	4CHN Analog Output	ETM
0	1	2	3	4	5	6	7	8	9

MAIN RACK

Sweep Calculations (in µS)

Predicted Sweep = Base Sweep + I/O Scan Impact

Base Sweep Time		= 465
I/O Scan Impact Number of discrete input type 2 modules—main rack Sweep impact time per discrete I/O module	2 × 37.9	= 75.8
Number of discrete output type 2 modules—main rack Sweep impact time per discrete I/O module	2 × 80.4	= 80.4
Number of analog input modules—main rack Sweep impact time per analog base and output module	1 × 49.3	= 49.3
Number of analog output modules—main rack Sweep impact time per analog base and output module		= 49.7
Ethernet Module	1 × 55.0	= 55.0
Predicte	ed Sweep Time	= 775.2

Appendix B User Memory Allocation

User Memory Size is the number of bytes of memory available to the user for PLC applications.

Model	User Memory Size (MB)
IC695CPE305	5MB
IC695CPU310, IC695CPE310, IC698CPE010, IC698CPE020, IC698CRE020	10MB
IC695CPU315	20MB
IC695CPE330, IC695CPU320, IC695CRU320	64MB
IC698CPE030, IC698CRE030 IC698CPE040, IC698CRE040	64MB

For a list of items that count against user memory, see below.

B-1 Items that Count Against User Memory

The following items count against the CPU memory and can be used to estimate the minimum amount of memory required for an application. Additional space may be required for items such as Advanced User Parameters, zipped source files, user heap, and published symbols.

Register Memory Size (%R)	Bytes = %R references configured × 2	
Word Memory Size (%W)	Bytes = %W references configured × 2	
Analog Inputs (%AI)	If point faults enabled: Bytes = %AI references configured × 3 If point faults disabled: Bytes = %AI references configured × 2	
Analog Outputs (%AQ)	If point faults enabled: Bytes = %AQ references configured × 3 If point faults disabled: Bytes = %AQ references configured × 2	
Discrete Point Faults	If point faults enabled: Bytes = 3072	
Managed Memory (Symbolic Variable and I/O Variable Storage)	The total number of bytes required for symbolic and I/O variables. Calculated as follows: [(number of symbolic discrete bits) × 3 / (8 bits/byte)] + [(number of I/O discrete bits) × Md / (8 bits/byte)] + [(number of symbolic words) × (2 bytes/word)] + [(number of I/O words) × (Mw bytes/word)] Md = 3 or 4. The number of bits is multiplied by 3 to keep track of the force, transition, and value of each bit. If point faults are enabled, the number of I/O discrete bits is multiplied by 4. Mw = 2 or 3. There are two 8-bit bytes per 16-bit word. If point faults are enabled, the number of bytes is multiplied by 3 because each I/O word requires an extra byte.	
EGD (included in HWC)	Bytes = 0 if no Ethernet Global Data pages are configured	
I/O Scan Set File (included in HWC)	Based on number of scan sets used. Note: 32 bytes of user memory are consumed if the application scans all I/O every sweep (the default).	
User Programs	Refer to User Program Memory Usage below for details on user programs.	

B-2 User Program Memory Usage

Space required for user logic includes the following items.

B-2.1 %L and %P Program Memory

%L and %P are charged against your user space and sized depending on their use in your applications. The maximum size of %L or %P is 8192 words per block.

The %L and %P tables are sized to allow extra space for *RUN Mode Stores* according to the following rules.

- If %L memory is not used in the block, the %L memory size is 0 bytes. If %L memory is used in the block, a buffer is added beyond the highest %L address actually used in logic or in the variable table. The default buffer size is 256 bytes, but can be changed by editing the Extra Local Words parameter in the block Properties.
- The same rules apply for the size of %P memory, but %P memory can be used in any block in the program.
- The buffer cannot make the %P or %L table exceed the maximum size of 8,192 words. In such a case, a smaller buffer is used.
- You can add, change, or delete %L and/or %P variables in your application and *RUN Mode Store* the application if these variables fit in the size of the last-stored %L/%P tables (where the *size* includes the previous buffer space), or if going from a zero to non-zero size.
- The size of the %L/%P tables is always recalculated for STOP Mode Stores.

B-2.2 Program Logic and Overhead

The data area for C (.gefelf) blocks is considered part of the user program and counts against the user program size. Additional space is required for information internal to the CPU that is used for execution of the C block.

The program block is based on overhead for the block itself plus the logic and register data being used (that is, %L).

- **Note:** The program stack of the LD is not counted against the CPU's memory size.
- **Note:** If your application needs more space for LD logic, consider changing some %P or %L references to %R, %W, %AI, or %AQ. Such changes require a recompilation of the program block and a *STOP Mode Store* to the CPU.



GE Intelligent PlatformsAInformation CentersFHeadquarters:F1-800-433-2682 or 1-434-978-5100FGlobal regional phone numbersFare available on our web siteFwww.ge-ip.comFCopyright ©2003-2015General ElectricCompany. All Rights Reserved*Trademark of General Electric Company.All other brands or names are property of their
respective holders.

Additional Resources For more information, please visit the GE Intelligent Platforms web site:

www.ge-ip.com